BERTWave

/inritsu

MX180001A SONET/SDH Pattern Editor MX180003A GbE/10GbE Pattern Editor

MP2100A BERTWave Series

	Module	Setup	Stream Settin	ng						
	0 ©	rnet Mod GbE Fran 10GbE Fr Standard STM-64c	rame		Option: Coding(10GbE): ✓ 64B/66B Output: ⓒ 10GBASE-R ⓒ XAUI Scramble		1		O ph	
1	Number of Fra	STM-4c				 The second secon	1.00			
	Payload	STM-12c STM-16c STM-32c STM-64c STM-256				• 0, 0, 0, 0				Í
	Scramble	ON	•			- The second sec	0 × 10 × 10	· · · · · · · · · · · · · · · · · · ·	-	
	BIP Cal.	Auto	•						-	8

Supports MP2100A pattern editing software

The MP2100A Programmable Pattern File is compatible with the MP1800A. A Programmable Pattern File created using Pattern Editor can be read by the MP2100A/MP2101A to perform BER measurements using SDH/SONET and GbE/10GbE frame patterns. Note: There are some restrictions; see the reverse side for more details.

Key Features

The MP2100A/MP2101A uses an embedded Windows OS. Pattern Editor runs on the BERTWave without an external PC because it is a Windows application.

MX1800001A

The MX180001A SDH/SONET Pattern Editing Software can be installed in either an external PC or in the MP1800A and MP2100A/MP2101A to generate SONET/SDH standard-compliant frame patterns.

- Generates ITU-T G.707/Bellcore standardcompliant SDH/SONET patterns for STM-0~STM-256c, STS-1~STS-768c
- Generates maximum 428 frames with STM-64c/STS-192c (Due to hardware limits, the upper limit for the MP2100A/MP2101A is 1.3 Mbit per frame.)
- • Full editing of all parts in 1-bit units
- • B1/B2/B3 Calculation function
- • Alarm and BIP Error addition function
- Scramble ON/OFF function
- • Full editing function
- • Text to internal data format conversion function

MX180003A

The MX180003A GbE/10GbE Pattern Editing Software can be installed in either an external PC or in the MP1800A and MP2100/MP2101A to generate GbE/10GbE frame patterns.

- Generates 1000BASE-X/10GBASE-Rcompliant frame patterns
- • 8B/10B, 64B/66B coding ON/OFF
- • Scramble ON/OFF
- • Full editing of four frame types
- GAP editing, including ISG, IFG and IBG
- FCS Error addition
- • Bit Error addition to data field
- • Dedicated MAC frame editing and data field area editing

/inritsu

Specifications and Operating Environment

Note: There are restrictions on MP2100A/MP2101A operation.

MX1800001A

	Hardware	
Item	Specification	
PC	IBM-PC/AT or 100% compatible PC	
CPU	300 MHz or faster Pentium®	
OS	MS-Windows XP (English/Japanese)	
Memory	512 MB (recommended minimum)	
Monitor	Resolution: 800 x 600 pixels or better	
	Colors: 256 or more	
Hard Disk	Free space: 2 GB or more	
Remote Interface	Ethernet	

	Specifications
Item	Specification
CH Combination	Independent, 2CH Combined, 4CH Combined
Pattern	No Frame, SDH, SONET
Logic	POG/NEG
Pattern Length	Independent 1 ~ 134217728 bits
	2CH Combined 2 ~ 268435456 bits
	4CH Combined 4 ~ 536870912 bits
Pattern Data	Free Format, ALL0, ALL1
	PRBS2 ⁿ -1 (n = 7, 9, 11, 15, 20, 20z, 23, 31)
CID 0/1 Length	0/1 continuous bit length setting at ITU-T G.958-compliant CID
	Pattern
	*1 ~ (9*90*8-3*8)*N/Step1 (N = Mapping)
Scramble	ON/OFF

ome No.	1		-3	1						OK
SOH STI	65.0	1	1	5					POH	Cancel
1	65	129	193	257	321	305	449	513	1	
t P6	Pic I	76	2.0	20	2.0	01	-	ĀA	1 00	
2 00	00	00	100	00	00	F1 00	00	00	2 00	
3 00		-	02		00	00	10	00	3 02	
4 4			10	10	10	10	10	10	4 00	
5 00	100	107	K1	00	00	K2	00	00	5 00	
6 04	02	24	105 00	100	00	00	<u>,</u>	00	6 00	
7 00	00	00	00	100	00	09	100	00	7 00	
e 00	00	00	011	-	00	012	-	00	8 00	
3 00	Z1_00	Z1.	12	22	22	12	-	-	<u>NI</u> 2019	

Overhead Editor Screen

Hardware						
Item	Specification					
PC	IBM-PC/AT or 100% compatible PC, MP1800A					
	(MP1800A-002 LAN option is required for direct pattern transfer from					
	MX180003A to MP1800A)					
CPU	800 MHz or faster Pentium®III					
OS	MS-Windows XP [®] (English/Japanese)					
Memory	512 MB (minimum)					
Monitor	Resolution: 800 x 600 pixels or better					
	Colors: 256 or more					
Hard Disk	Free space: 2 GB or more					
Remote Interface	10 Base-T, 100 Base-Tx Ethernet					

MX180003A

_		Specifications	
	Item	Specification	
	Coding	8B/10B (GbE), 64B/66B (10GbE) ON/OFF	
	Scramble	ON/OFF	
	Stream Setting	1 to 4 (Independent)	
	Inter Stream Gap	8 to 2048 bytes	Step1 byte
	Inter Frame Gap	1024 bytes	Step1 byte
	Inter Burst Gap	9 to 1024 bytes	Step1 byte
D	Frames per Burst	1 to 1024 frames	Step1 frame
	Frames per Stream	1 to 1024 frames	Step1 frame
	Preamble	1 to 255 bytes	Step1 byte
	Destination Address	Static, Increment, Decrement, Random	
	Source Address	Static, Increment, Decrement, Random	
	Data Field	1 to 255 bytes	Step1 byte
		ALL1, ALL0, Programmable, 1/0 Alternate,	
		PRBS2 ⁿ -1 (n = 7, 9, 11, 15, 20, 23, 31)	
	Error Insertion	FCS Error, Bit Error Rate	
		Error Start Frame: First frame to last frame	
		Error Stop Frame: Error Start frame to last fram	ne

Her Steam Gap			Card
Inter Burst Cap.	9		100
France par basi:	1	긝	
Bursts per Stream	4	1	
Stream mage	- Bert		1

Stream Control Screen

Restrictions

•The maximum bit length that can be read by the MP2100A/MP2101A is 1.3 Mbit. Data parts exceeding this length are ignored.

•Since the MP2100A/MP2101A PPG Data output and ED Data input are AC coupled, supported patterns are restricted to patterns that are ½ of the Mark ratio.

•The MP2100A/MP2101A do not support the CH Combination and CH Synchronization functions.

•The MP2100A/MP2101A do not support direct pattern transfer over Ethernet from the MX180001A/MX180003A to hardware.

•The MP2100A/MP2101A can read the created Programmable Pattern File from the PPG or EDC by copying to the specified folder.

•Remote control by external equipment is not supported.

Consult us for other details not described here.

ANRITSU CORPORATION

5-1-1 Onna, Atsugi-shi, Kanagawa, 243-8555 Phone : +81 46 223-1111

http://www.anritsu.com

No. MP210xA-Pattern_Editor-Leaflet-E-L-1-(1.00) 公知