Signal Integrity Analysis
Multi-channel High-Performance BERT

Signal Quality Analyzer-R
MP1900A Series
Outline

- Due to the explosive growth of data traffic resulting from the popularity of smartphones and mobile terminals, data centers are transitioning network interfaces to faster 200/400/800 GbE standards, and PCI bus interconnects speeds now exceed 10G. In addition, support for multi-channels is also increasing transitioning.

- The Signal Quality Analyzer-R MP1900A series is an 8-slot modular type, high-performance BERT with excellent expandability supporting measurement applications by installing 32 Gbit/s Multi-channel PPG/ED, 64 Gbaud PAM4 PPG/ED and Jitter/Noise addition modules for signal integrity analysis of increasingly faster devices. Moreover, as well as functions for evaluating the Physical layer of high-speed interfaces, the built in Link Training/LTSSM analysis function supports all in one measurement of high-speed network interfaces such as 400/800 GbE, and bus interfaces such as PCIe.

**MP1900A Series Supported Applications**

- 100 GbE/200 GbE/400 GbE/800 GbE, CEI-25G/28G/56G/112G,
- InfiniBand EDR/HDR/NDR, Fibre Channel
- PCI Express Gen1 to 5, USB 3.2/USB4, Thunderbolt 3,
- Optical Module, SERDES, AOC, High-Speed Interconnect
MP1900A Update Points

The MP1900A series is a high-expandability, high-performance BERT supporting physical layer evaluations of high-speed interfaces. The all-in-one design covers early stage R&D evaluations ranging from next-generation 400/800 GbE network interfaces to PCI Express, etc., bus interfaces.
MP1900A Series Features

**Excellent expandability**
- 8 slots (per one MP1900A main unit)
- Maximum transmission capacity up to 512 Gbit/s (supporting up to 16ch of 32 Gbit/s NRZ, 4ch of 64 Gbaud PAM4)
- All-in-one support for both high-speed network interfaces such as 400/800 GbE and bus interfaces such as PCIe

**Full support for high-speed device signal integrity evaluations**
- Bit rates of 2.4 Gbit/s to 32.1 Gbit/s (NRZ, SI PPG/ED series)
  2.4 Gbaud to 64.2 Gbaud (128.4 Gbit/s) (PAM4, PAM4 PPG/ED series)
- Built-in Emphasis and Equalizer
- Low Intrinsic Jitter data output 115 fs rms (typ., SI PPG)
- High input sensitivity 15 mV (Eye Height) (typ., SI PPG)
- Built-in Clock Recovery
- Jitter (SJ/RJ/BUJ/SSC) and noise (CM/DM/White) tolerance measurements

**Support for PCIe receiver tests**
- Supports PCIe Gen1 to Gen5 as well as future Gen5(32 G) with no hardware upgrades
- Supports USB Type-C interface (USB3.2/USB4/Thunderbolt3)
- Link Negotiation and LTSSM analysis functions
- Automated test-signal calibration and receiver tests
The 8-slot modular type Signal Quality Analyzer-R MP1900A can be easily customized to support more measurement channels. In addition, adding a remote-box expansion, such as the PAM4 converter and 64G MUX/DEMUX, offers new required functions and performance without wasting previous capital equipment costs. With cost-effective upgrade support for next-generation interfaces, such as 400/800 GbE, the MP1900A will play a key role in bringing customers’ products more quickly to market.

Supports Wideband & Multi-channel Measurement Requirements
The 21G/32G bit/s SI PPG MU195020A has a built in 10Tap (max.) Emphasis option for simulating various devices and channels as well as for outputting corrected waveforms reproducing channel-path losses to help improve design evaluation efficiency.

The Rx-side 21G/32G bit/s SI ED MU195040A has a built in multi-band CTLE (Continuous Time Linear Equalization) function supporting 28, 16, and 8 Gbit/s band input signals for performing BER measurements of Eyes closed by transmission path losses. Since this CTLE function is a hardware equalizer rather than software emulator, it supports evaluation of TRx BER performance under near-to-live conditions, such as BER evaluation of test signals, and comparison of DUT BER measurement results.

**Signal Integrity Evaluations Required Performance and Functions**

- High-Quality Output Signal Source
- Emphasis Function
- Jitter, Noise Addition
- High-Input Sensitivity
- CTLE
- Clock Recovery
- JTOL, Bath-tub, Eye Contour.

**Ideal for Signal Integrity Evaluations (1/2)**
To perform high-speed receiver stressed input tolerance tests, the BER is measured under the worst conditions using a stressed signal with added jitter and voltage noise. Using the MP1900A series with the Jitter Modulation Source MU181500B, Noise Generator MU195040A with CDR function for adding various Jitter types and SSC and the Jitter Tolerance Test MX183000A-PL001 software, supports receiver tolerance tests in conformance with the various interface standards. The MP1900A series offers strong support for receiver stressed input tolerance tests by high-quality output signal before jitter and noise addition and high-linearity jitter and noise addition functions.

Jitter Tolerance Test Function (MX183000A-PL001)
• High-versatility Jitter Tolerance measurements
• PHY Device Jitter Tolerance tests by impressing SJ/RJ/BUJ
• Standards-compliant Mask measurements
• Fast measurement times using low error rate estimation function, such as 1E−12 and 1E−15
• Tolerance measurements versus device characteristics using four Binary, Upward, Downward, Binary + Linear methods

Sinusoidal Jitter(SJ)  Random Jitter(RJ)  CM/DM Noise  White Noise

Low Error Rate Estimation Jitter Tolerance Measurements
High-speed serial interfaces require good interconnectivity between devices and equipment, and it is important to identify whether a dropped Link is caused by physical or logical errors. The all-in-one MP1900A series supports Physical layer evaluations for PCIe Gen1 to Gen4 and future Gen5 receivers, in addition to having Link Training for securing normal operation, also has functions for detecting and analyzing LTSSM (Link Training Status State Machine) fault transitions to improve detection efficiency.

Built-in PCI Express Link Training and LTSSM Analysis Functions

Supports physical layer measurements of add-in cards and system boards
- Tx/Rx Link Equalization Response Test
- Rx Link Equalization Test
- Receiver Jitter Tolerance Test
New Features of MP1900A Series

- 8-slot Platform
- 32G SI PPG/ED and Noise Generator Modules
- PCI Express Link Training and LTSSM Analysis Functions
- Backward Compatibility with SQA Series MU181000B Synthesizer, Jitter Modulation Source MU181500B, and 32G PPG/ED MU183020A/40B

Signal Quality Analyzer-R MP1900A

21G/32G bit/s SI PPG MU195020A

21G/32G bit/s SI ED MU195040A

Noise Generator MU195050A

MX183000A-PL021 PCIe
MX183000A-PL025 PCIe Gen5 extension
MX183000A-PL022 USB
Link Training (software)
21G/32G bit/s SI PPG MU195020A Features

- Bit rate of 2.4 to 21 Gbit/s or 32.1 Gbit/s
- 1ch/2ch Selection
- 10Tap Emphasis built-in
- Data Output Amplitude 0.1 Vp-p to 1.3 Vp-p (Single-end)
  - 0.2 Vp-p to 2.6 Vp-p (Differential)
- Low Intrinsic Jitter output of 115 fs rms (typ.)
- Tr/Tf (20%-80%) of 12 ps (typ.)
- Multi-channel synchronization function
- NRZ/PAM4 support (PAM4 uses 2ch Data out + G0375A remote head)
- PCI Express / USB Link Training

21G/32G bit/s SI PPG MU195020A

- 10Tap Emphasis
- High-Quality Output Waveforms
- Multi-channel Synchronization
MU195020A PPG Data Output Waveforms

Low Intrinsic Jitter Data Output Waveforms for Signal Integrity Analysis

PRBS $2^{31}-1$, 1 Vp-p (Single end, 70 GHz observed with oscilloscope)

32.1 Gbit/s

21 Gbit/s

28.1 Gbit/s

Low Intrinsic Jitter 115 fs (rms) @ 28.1 Gbit/s ("1010..." pattern)
MU195020A PPG Data Output 10Tap Emphasis

Flexible Support for High-speed Device with Long-channel Design Evaluations

- 10Tap Emphasis
- Control up to 20 dB
- Pre-Emphasis output with peak output amplitude of 1.5 Vp-p

Waveform for correcting transmission path loss

Waveform emulating signal loss

Voltage control at each 1 bit for 10-bit time period
MU195020A Data Output  Variable ISI

Shorter Development Period by Eliminating Need for Multiple Test PC Boards
Simple and High-Reproducibility Design Tests of High-Speed Device Channel Loss Dependency

- Emulate channel loss by controlling Emphasis and generate loss-compensated signals
- Automatically calculate Emphasis setting using S-parameter

- Manual Setting:
  Correct signal for target Eye Height/Width using 10Tap Emphasis function
- Channel Emulator:
  Emulate S2P and S4P data loss insertion, and perform Emphasis compensation
- ISI:
  Emulate ISI using CEI-28G/25G Nyquist frequency loss setting
MU195020A PPG Multi-channel

Multiplexing, high-bit-rate and crosstalk tests are supported by the multi-channel Data output, pattern synchronization and skew control functions for easy flexible evaluations of future high-bit-rate and multi-channel interfaces.

<table>
<thead>
<tr>
<th>Sync Channel Number</th>
<th>Supported Function</th>
<th>Application</th>
<th>Equipment Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>2ch</td>
<td>2ch Combination</td>
<td>32G PAM4 Generation 2:1 MUX Evaluation</td>
<td>MU195020A 2ch PPG x1</td>
</tr>
<tr>
<td></td>
<td>Channel Synchronization</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4ch</td>
<td>64G x 2ch Combination</td>
<td>64G PAM4 Generation 4:1 MUX Evaluation</td>
<td>MU195020A 2ch PPG x2</td>
</tr>
<tr>
<td></td>
<td>Channel Synchronization</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

• **2ch Combination**
  Supports shift to “a1b1 a2b2...” pattern and PAM4 output.

  CH1
  \[
  \begin{array}{c}
a_1 \ a_2 \ a_3 \ a_4 \ a_5 \\
  b_1 \ b_2 \ b_3 \ b_4 \ b_5
  \end{array}
  \]

  CH2

• **64G x 2ch Combination**
  Supports shift to “a1b1c1d1 a2b2c2d2...” pattern and 64 Gbaud PAM4 output from two 32G PPG units, 4CH.

  MU195020A①
  \[
  \begin{array}{c}
a_1 \ a_2 \ a_3 \ a_4 \ a_5 \\
c_1 \ c_2 \ c_3 \ c_4 \ c_5
  \end{array}
  \]

  MU195020A②
  \[
  \begin{array}{c}
b_1 \ b_2 \ b_3 \ b_4 \ b_5 \\
d_1 \ d_2 \ d_3 \ d_4 \ d_5
  \end{array}
  \]

• **Channel Synchronization**
  One 16ch MP1900A supports parallel interface evaluations, crosstalk tests and D/A converter evaluations as well as synchronized output for up to four MP1900A units.

  CH1
  \[
  \begin{array}{c}
a_1 \ a_2 \ a_3 \ a_4 \ a_5
  \end{array}
  \]

  CH2
  \[
  \begin{array}{c}
a_1 \ a_2 \ a_3 \ a_4 \ a_5
  \end{array}
  \]
21G/32G bit/s SI ED MU195040A Features

- Bit rate of 2.4 to 21 Gbit/s or 32.1 Gbit/s
- 1ch/2ch selection
- Built-in multi-band CTLE function
  - Peak frequency: 14, 8, 4 GHz switchable
  - Gain control: 0 to –12 dB control
- Data input amplitude: 0.05 to 1.0 Vp-p (Single-end)
- Input sensitivity @ 28.1Gbit/s NRZ: 15 mV (Eye Height) (typ.); 22 mVp-p (Eye amplitude)
  @ 28.1Gbit/s PAM4: 30 mV/Eye(Eye Height) (typ.); 150 mVp-p (Eye amplitude)
- Auto-measurements (Auto-search/Adjust, Eye Contour, Bathtub, Jitter Tolerance)
- Clock Recovery: 2.4 to 32.1 Gbit/s, SSC support
- PCI Express / USB Link Training

MU195040A 21G/32G bit/s SI ED

- Multi-band CTLE
- High-sensitivity input
- CDR supporting SSC

DUT
MU195040A ED Data Input CTLE/Clock Recovery Functions

Supports input receiver measurements for CEI-28G, PCIe Gen 3 to Gen 5 using 3-band CTLE (peak frequency of 14, 8, and 4 GHz)

Supports SSC to implement Eye analysis for input signals with added Jitter

- 2.4 Gbit/s to 32.1 Gbit/s (extracts Clock from Data1 input signal)
- External Clock/Clock Recovery/Clock and Data Recovery_SSC support switching function

28 Gbit/s waveform after passage through -10 dB@14 GHz channel

28 Gbit/s open eye waveform using CTLE

Data Input

Clock Recovery

Variable Delay

Data Recovery On when setting "Clock and Data Recovery", SSC support

Phase ID circuit

Anritsu envision: ensure
Higher-accuracy Eye analysis is supported using the auto-measurement and auto-analysis functions, such as Auto Search/Auto Adjust, Bathtub, Eye Contour, Eye Margin, and PAM BER measurement that make use of the measurement high-input-sensitivity performance.

Example of Eye Contour Measurement at Input of Small 50 mVp-p Signal

Bathtub Measurement Example

Example of Eye Contour Measurement at Input of PAM4 Signal
Noise Generator MU195050A Features

Supports Voltage Noise Tolerance tests specified by CEI and IEEE802.3 for backplane, PCIe, and Thunderbolt measurements

- Noise addition to Data signals up to bit rates of 32.1 Gbit/s
- 2ch output
- CMI/DMI/White noise support
  - Common mode noise frequency: 0.1 GHz to 6 GHz
  - Differential mode noise frequency: 2 GHz to 10 GHz
  - White noise band: 10 GHz; Crest Factor: >5
- Supports external noise input

MU195050A Noise Generator

- Built-in CMI/DMI/White noise
- 2ch output
MP1900A Main Unit Features

- 8 Slots
- Install up to eight 2ch PPG and ED modules
- Synchronize up to four MP1900A main units → Expansion to 2 Tbit/s
- Backwards compatibility with existing MP1800A modules

MP1900A Front Panel

- Touch Screen
- GPIB x 1, and Ethernet x 2
- USB x 6, HDMI x 1, and D-SUB x 1

MP1900A Side Panel
MP1900A 8-slot Main Unit Expandability

Future-proof Main Unit Expandability

• One Main Unit Supports 16ch Transmissions for Future High Bit Rates

• Multi-channel Synchronized Output of Four MP1900A Main Units

Differential 16ch

Pattern Sync Output

2 Tbit/s
System View User Interface and Improved Operability using Multiple Windows

Operability is improved by the large 12.1-inch LCD touch panel and intuitive GUI. The newly developed System View user interface displays easy-to-understand system function blocks with help guidance for system settings and easy operation of each module.
EZ SCPI Creator

Operation while EZ SCPI Creator is ON creates remote command strings automatically, making it easy to describe remote commands.

For example, executing the following operations:
• Set PPG Amplitude
• Set PPG Pattern Type
• Set PPG PRBS Length
• Set Output On
• Start ED Measurement

Automatically generates these operation remote commands

```
:UENTry:ID 1; :MODule:ID 7; :INTERface:ID 1; :OUTPut:DATA:AMPLitude DATA,0.574
:UENTry:ID 1; :MODule:ID 7; :INTERface:ID 1; :SOURce:PATTERN:TYPE PRBS
:UENTry:ID 1; :MODule:ID 7; :INTERface:ID 1; :SOURce:PATTERN:PRBS:LENG 31
:SOURce:OUTPut:ASET ON
:UENTry:ID 1; :MODule:ID 6; :INTERface:ID 1; :SENSe:MEASure:STAR
```
PCI Express Test Solution
Multi-IF Support for PCIe, USB, and Thunderbolt

Supports IF speeds over wide bandwidth from 2.4 Gbit/s to 21 Gbit/s with expandability to 32 Gbit/s without hardware upgrades; one unit enables Rx tests for PCIe Gen5 (32 GT/s), USB Type-C (USB 3.2 (10 Gbit/s), USB4 (20 Gbit/s)), and Thunderbolt3 (20 Gbit/s).
PCle Tx LEQ/Rx Compliance Test

- Combination of best-performance BERT MP1900A and preferred oscilloscope -

**Shorter test times and reduced investment cost**

- Supports Combination with Lecroy/Tektronix/Keysight Real-Time Oscilloscopes
- Automated Rx CEM and Base Tests: Calibration, Link EQ and Automated Tx Test
- Protocol Aware: Link Training/Equalization and LTSSM Analysis
- High-Expandability 32G Multichannel BERT for PCIe1 to 5
## MP1900A Series PCI Express Test Solution

<table>
<thead>
<tr>
<th>Measurement Item</th>
<th>Supported Software</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transmitter Test</td>
<td>*</td>
</tr>
<tr>
<td>Tx Response Time</td>
<td>MX183000A-PL021</td>
</tr>
<tr>
<td></td>
<td>PL025 (Gen5)</td>
</tr>
<tr>
<td>Stressed Signal Calibration</td>
<td>*</td>
</tr>
<tr>
<td>Transition to Loopback State</td>
<td>MX183000A-PL021</td>
</tr>
<tr>
<td></td>
<td>PL025 (Gen5)</td>
</tr>
<tr>
<td>Rx Link Equalization Test</td>
<td>MX183000A-PL021</td>
</tr>
<tr>
<td>Jitter Tolerance Test</td>
<td>MX183000A-PL001</td>
</tr>
<tr>
<td>PLL Loop Bandwidth Test</td>
<td>*</td>
</tr>
</tbody>
</table>

*Contact your sales representative about expected future support.*
MP1900A Series PCI Express Receiver Test Solution

- All-in-one PCI Express Gen1 to 5 solution
- Wideband bit rate of 2.4 Gbit/s to 21 Gbit/s, expansion to 32.1 Gbit/s
  No need for hardware upgrade to support Gen5 (32 GT/s)
- Automated LEQ test (Protocol Aware) with LTSSM event trigger function
- Low-Jitter test signals and high-input sensitivity performance
- Link Training and LTSSM analysis function
- SKP Order set and 8B/10B, 128B/130B coding
- Built-in noise (CMI and DMI) and Jitter (SJ, RJ, BUJ and SSC) addition function
- Supports both Common (MU181000B-002) and Separate Clock architectures
PCI Express Link Training, LTSSM Analysis and Jitter Tolerance Measurements (1/5)

PCI Express PHY IP Device Rx Test Sequence

- **Stress Signal Calibration**
  - Automation Software: GRL-PCIE5-BASE/CEM-RXA or QPHY-PCIE-Tx-Rx

- **Transition to Loopback Status**
  - Automation Software: Link Training Software: MX183000A-PL021 (Gen1 to 4) MX183000A-PL025 (Gen5)

- **Stress Signal Input Test**
  - Jitter Tolerance Margin Test: MX183000A-PL001 or
  - Jitter Sweep Test (Pass/Fail): GRL-PCIE5-BASE/CEM-RXA or QPHY-PCIE-Tx-Rx

Applicable Software:

- ISI Calibration Channel
- BER Measurement

Automation Software For Calibration

Test Board

PHY IC

Anritsu envision: ensure

28
Combining the PCIe Link Training MX183000A-PL021 and Jitter Tolerance Test MX183000A-PL001 software supports tests from the Link with the DUT to the Jitter Tolerance test measurements required by PCI Express receiver tests.

**Displays Link Training Settings and Results**

**Automatic Measurement of Receiver Jitter Tolerance**

<table>
<thead>
<tr>
<th>Item</th>
<th>MX183000A-PL021 Specifications</th>
<th>PL025 Extension</th>
</tr>
</thead>
<tbody>
<tr>
<td>Standard</td>
<td>PCI Express Rev 1.x (2.5 GT/s), 2.0 (5 GT/s), 3.x (8 GT/s), 4.0 (16 GT/s)</td>
<td>Gen5 (32 GT/s)</td>
</tr>
<tr>
<td>Test Pattern</td>
<td>Compliance (MCP, CP), PRBS (7, 9, 10, 11, 15, 20, 23, 31)</td>
<td></td>
</tr>
<tr>
<td>LTSSM State</td>
<td>Transition to Detect, Polling, Configuration, Recovery, Loopback</td>
<td></td>
</tr>
<tr>
<td>Loopback Through</td>
<td>Configuration, Recovery</td>
<td></td>
</tr>
<tr>
<td>TS Setting Parameters</td>
<td>SKP Insertion, 8B/10B, 128B/130B, FTS, Link Number, Lane Number, Scrambling</td>
<td></td>
</tr>
</tbody>
</table>
Check results for each state transition using Training Log Viewer.
Generate trigger at LTSSM transition timing to support examination using oscilloscope waveform.

Supports both common and separate Refclock test architectures and SRIS
Matrix Scan Function
To secure high-quality communications with the Link partner, the best combination of the Tx-side EQ and Rx-side EQ must be selected. The Matrix scan function scans for the best Tx EQ setting at the receiver to find the best setting automatically at the receiver.

Graphical display of BER measurement results for each DUT Tx Preset setting.
### PCI Express Receiver Test Recommended Equipment List (1/2)

<table>
<thead>
<tr>
<th>Model</th>
<th>Name</th>
<th>Option</th>
<th>Qty</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>MP1900A</td>
<td>Signal Quality Analyzer-R</td>
<td>-</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MU181000B</td>
<td>12.5GHz 4port Synthesizer</td>
<td>002</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MU181500B</td>
<td>Jitter Modulation Source</td>
<td>-</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MU195020A</td>
<td>21G/32G bit/s SI PPG</td>
<td>001*, 010, 011, 011</td>
<td>1</td>
<td>*Add Opt-001 for expansion to Gen5 (32 G)</td>
</tr>
<tr>
<td>MU195040A</td>
<td>21G/32G bit/s SI ED</td>
<td>001*, 010, 011, 022</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MU195050A</td>
<td>Noise Generator</td>
<td>-</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MX183000A-PL001</td>
<td>Jitter Tolerance Test</td>
<td>-</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MX183000A-PL021</td>
<td>PCIe Link Training</td>
<td>-</td>
<td>1</td>
<td>Gen1-4</td>
</tr>
<tr>
<td>MX183000A-PL025</td>
<td>PCIe Gen5 Link Training Software</td>
<td>-</td>
<td>1</td>
<td>PL021 is required to add PL025</td>
</tr>
<tr>
<td>J1815A</td>
<td>MP1900A PCIe Measurement Component Set</td>
<td>-</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Z2025A</td>
<td>PCIe CBB Controller</td>
<td>-</td>
<td>1</td>
<td>for Add-in-card tests, supports GRL automation software</td>
</tr>
<tr>
<td>Z2029A</td>
<td>PCIe 100 MHz Reference Clock Buffer</td>
<td>-</td>
<td>1</td>
<td>for Add-in-card tests</td>
</tr>
</tbody>
</table>
Choose the automation software matching your oscilloscope.

<table>
<thead>
<tr>
<th>Model</th>
<th>Electrical Test</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>QPHY-PCIE-Tx-Rx</td>
<td>PCIE Gen3/4/5 Tx, Rx</td>
<td>Teledyne LeCroy scope Purchase from Teledyne LeCroy</td>
</tr>
<tr>
<td>GRL-PCIE4-BASE-RXA</td>
<td>PCIE Gen4 Base Rx</td>
<td>Tektronix or Keysight scope Purchase from Granite River Labs</td>
</tr>
<tr>
<td>GRL-PCIE4-CEM-RXA</td>
<td>PCIE Gen4 CEM Rx</td>
<td></td>
</tr>
<tr>
<td>GRL-PCIE5-BASE-RXA</td>
<td>PCIE Gen5 Base Rx</td>
<td></td>
</tr>
<tr>
<td>GRL-PCIE5-CEM-RXA</td>
<td>PCIE Gen5 CEM Rx</td>
<td></td>
</tr>
</tbody>
</table>
USB Type-C Test Solution
USB Type-C Receiver Test Solution

• Wideband operation from 2.4 Gbit/s to 21 Gbit/s with expansion to 32.1 Gbit/s without hardware upgrade
  Same configuration supports receiver tests of USB Type-C interfaces (USB 3.2, USB4, Thunderbolt 3, DisplayPort 1.4) and easy future support for PCIe Gen5 (32 GT/s)
• Combination with automation software supports oscilloscope from main makers
  Simplifies complex test procedures and reduces work burden by using own oscilloscope
• High-performance multichannel BERT with high-quality output waveforms (12-ps $Tr/Tf$, 115-fs rms Intrinsic Jitter) and high-input sensitivity (15 mV EH)
  Supports higher-reproducibility receiver tests
MP1900A Series USB3.2 Receiver Test Solution

- Protocol Aware and All-in-one USB3.2 Rx test solution
- Wideband BERT 2.4 Gbit/s to 32.1 Gbit/s supporting PCIe Gen4/5 and Thunderbolt3
- High-quality waveforms with low Intrinsic Jitter, high-reproducibility measurement using high-sensitivity ED
- Link Training and LTSSM analysis function
- Transmit and receive LFPS and LBPM signals
- Insert and identify SKP Ordered Set
- Jitter Addition (SJ, RJ, BUJ, SSC) and Tolerance measurement
Shorter Development Period by LTSSM Analysis Function for Troubleshooting Cause of Link Faults

Controls state transition from “Detect” to “Loopback” required by Rx test

For confirming results of each state transition with Training Log Viewer

USB3.2 Link Training, LTSSM Analysis and Jitter Tolerance
# USB Type-C Receiver Test Recommended Equipment List (1/2)

<table>
<thead>
<tr>
<th>Model</th>
<th>Name</th>
<th>Option</th>
<th>Qty</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>MP1900A</td>
<td>Signal Quality Analyzer-R</td>
<td>-</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MU181000B</td>
<td>12.5GHz 4port Synthesizer</td>
<td>-</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MU181500B</td>
<td>Jitter Modulation Source</td>
<td>-</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MU195020A</td>
<td>21G/32G bit/s SI PPG</td>
<td>010, 011</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MU195040A*</td>
<td>21G/32G bit/s SI ED</td>
<td>010, 011, 022</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MU195050A</td>
<td>Noise Generator</td>
<td>-</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MX183000A-PL001*</td>
<td>Jitter Tolerance Test</td>
<td>-</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MX183000A-PL022*</td>
<td>USB Link Training</td>
<td>-</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>J1551A</td>
<td>Coaxial Skew Matched Cable (0.8 m)</td>
<td>-</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>K261</td>
<td>DC Block</td>
<td>-</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>-</td>
<td>K-SMP Adapter</td>
<td>-</td>
<td>4</td>
<td>Recommend part equivalent to Rosenberger 02K119-K00E3</td>
</tr>
<tr>
<td>-</td>
<td>ISI Channel</td>
<td>-</td>
<td>1</td>
<td>Recommend part equivalent to Tektronix BSA12500</td>
</tr>
<tr>
<td>-</td>
<td>USB4/TBT3 Test Fixture</td>
<td>-</td>
<td>1</td>
<td>Purchase from Wilder Technology</td>
</tr>
<tr>
<td>USB31CET*</td>
<td>USB3.1 Type-C Test Fixture</td>
<td>-</td>
<td>1</td>
<td>Purchase from USB-IF website</td>
</tr>
</tbody>
</table>

*These items are required only for USB3.2 test. USB4 and TBT3 don’t need them.
Choose the automation software matching your oscilloscope.

<table>
<thead>
<tr>
<th>Model</th>
<th>Electrical Test</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>QPHY-USB4-TX-RX</td>
<td>USB4/TBT3 Tx, Rx</td>
<td>Teledyne LeCroy scope Purchase from Teledyne LeCroy</td>
</tr>
<tr>
<td>QPHY-USB3.1-Tx-Rx</td>
<td>USB 3.2 Tx, Rx</td>
<td>Keysight scope Purchase from Granite River Labs</td>
</tr>
<tr>
<td>GRL-USB4-RXA</td>
<td>USB4 Rx</td>
<td></td>
</tr>
<tr>
<td>GRL-TBT3-RXA</td>
<td>TBT3 Rx</td>
<td></td>
</tr>
<tr>
<td>GRL-USB31-RXA</td>
<td>USB 3.2 Rx</td>
<td></td>
</tr>
</tbody>
</table>
MP1900A PAM4 Applications
Outline of MP1900A Series PAM4 BERT

- Supports bit error rate measurements optimized for high-speed 400 GbE and next-generation 800 GbE interfaces
- High-quality data output waveforms up to 64 Gbaud and high input sensitivity performance provide strong support for testing PAM4 device designs
- All-in-one Jitter Addition, Clock Recovery, Emphasis, NRZ/PAM3/PAM4 Pattern Editing, SER functions, etc.
- Easily configured, high-reproducibility PAM4 measurement solution

MP1900A PAM4 Target Applications
200/400/800 GbE, CEI-56G/112G, InfiniBand HDR, 64G Fibre Channel
MP1900A PAM4 BERT Features

- All-in-one, high-reproducibility, easily configured test solution
- High-quality waveforms for more accurate measurement
- Easy, low-cost, future-proof expandability supporting high bit rates and multichannels
PAM4 All-in-One BERT Solution

Easy-to-use and configure all-in-one solution with high reproducibility, helping cut test times

Typ. 36 mV at 53.125 G High Input Sensitivity

ED w/ Built-in Clock Recovery and Equalizer

SER/BER, Capture, Logging functions

No External Equipment, Compact Module with Built-in PAM4 Functions

High-Quality 64G PAM4 Waveforms with Variable Emphasis/Linearity Functions
High-Quality Waveform PAM4 PPG MU196020A

Best-in-class waveform quality with low Intrinsic Jitter (typ. 170 fs (rms) and fast Tr/Tf (typ. 8.5 ps) for more accurate evaluation of actual DUT performance

64.2 Gbaud

53.125 Gbaud

26.5625 Gbaud

Differential 1.4 Vp-p, PRBS13Q pattern, J1789A 40-cm cable + 70 GHz Scope
116 Gbit/s PAM4 Best Level High-Sensitivity Input Performance

High sensitivity input of 36 mV (typical at 53.125 Gbaud) simplifies previously difficult PAM4 error troubleshooting measurements.

**Error-Free** at 53.125 Gbaud
Best level PAM4 sensitivity

Typ. 36 mV EH/ Eye
Multichannel Support and Expandability (1/2)

One MP1900A PPG supports up to 4ch for 400 GbE (53 Gbaud x 4 Lanes), and faster evaluations, helping cut future support upgrade costs.

- 4-Lane DUT (Driver + E/O) Measurement Example

- **Channel Synchronization**

  One MP1900A unit supports synchronous output for up to 4ch; two units support up to 8ch.

  *Future support for 8ch

  **2ch Combination (NRZ)**

  Supports shift to “a1b1 a2b2 . . .” pattern

  - **4ch**
    - Max. 64 Gbaud at 1ch
      - 4ch: 256 Gbit/s
      - 1ch: 512 Gbit/s

  - **Channel Synchronization**

  | Ch1 | a1 | a2 | a3 | a4 | a5 |
  | Ch2 | a1 | a2 | a3 | a4 | a5 |
  | Ch3 | a1 | a2 | a3 | a4 | a5 |
  | Ch4 | a1 | a2 | a3 | a4 | a5 |

  - **2ch Combination (NRZ)**

  Supports shift to “a1b1 a2b2 . . .” pattern

  | Ch1 | a1 | a2 | a3 | a4 | a5 |
  | Ch2 | b1 | b2 | b3 | b4 | b5 |
Multichannel Support and Expandability (2/2)

Expanded support for 800G using 8ch synchronization function
(4ch x 53.125 Gbaud PAM4 x two MP1900A units)
Supports QSFP-DD transceiver FEC evaluation using 8-lane FEC Pattern Generation function

Unit Sync. Control

Synchronized 8-lane FEC Pattern

400G QSFP-DD, OSFP Optical Transceiver
or
800G Next Generation Transceiver
Jitter Tolerance Measurement Function

Supports PAM4 Jitter Tolerance test using just one unit. A measurement system to help cut measurement time is configured easily by combining the Jitter/Noise Addition function, built-in Clock Recovery function, and Jitter Tolerance MX183000A-PL001 software.

Jitter/Noise Addition
4 Tap Emphasis
Built-in Clock Recovery

When the DUT has a built-in bit error counter, combination with the MP1900A PPG makes it easy to configure a highly cost-effective Jitter Tolerance measurement environment.

Measure Jitter Tolerance using captured error count (MX183000A-PL001 Jitter tolerance software)

Capture error count via USB or Ethernet connection (MX183000A-PL031 DUT Error Counts Import)
Multilane FEC Evaluation

FEC can be evaluated by combining FEC pattern generation with error insertion, and reading the DUT bit error count.
PAM4 PPG/ED Specifications

PAM4 PPG MU196020A

- Baud-rate: 2.4 Gbaud to 32.1/58.2/64.2 Gbaud
- Output amplitude: 0.14 Vp-p to 1.6 Vp-p (Differential)
- Emphasis: 4Tap, ±20 dB (1 post/2 pre-cursor), ISI/Channel Emulator
- Intrinsic jitter(rms): 170 fs (typ., NRZ)
- Tr/Tf (20-80%): 8.5 ps (typ., NRZ)
- Multichannel synchronization
- FEC pattern generation

PAM4 ED MU196040B

- Baud-rate: 2.4 Gbaud to 32.1/58.2 Gbaud PAM4 and 64.2 Gbaud NRZ
- Input amplitude (max.): 1.0 Vp-p (NRZ, PAM4)
- Input sensitivity(Eye Height) : 23 mV (typ., 26.5625 Gbaud), 36 mV (typ., 53.125 Gbaud)
- Built-in Clock Recovery: 2.4 G to 29 Gbaud or 32.1 Gbaud/ 51 G to 58.2 Gbaud extension
- Analog bandwidth: >40 GHz (nominal)
- Built-in Equalizer: Low Frequency Equalizer(2 dB)+DFE(1.4 dB)
- SER measurement, logic error analysis using Diagnostics Mode, Capture, Logging function
### Typical Configuration of 58 Gbaud PPG/ED

<table>
<thead>
<tr>
<th>Model</th>
<th>Name</th>
<th>Option</th>
<th>Qty</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>MP1900A</td>
<td>Signal Quality Analyzer-R</td>
<td>-</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MU181000B</td>
<td>12.5GHz 4 port Synthesizer</td>
<td>-</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MU181500B</td>
<td>Jitter Modulation Source</td>
<td>-</td>
<td>1</td>
<td>For jitter injection</td>
</tr>
<tr>
<td>MU196020A</td>
<td>PAM4 PPG</td>
<td>002, 011, 040, 042</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MU196040B</td>
<td>PAM4 ED</td>
<td>002, 011, 021, 023, 041</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

### Software for jitter tolerance test

<table>
<thead>
<tr>
<th>Model</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>MX183000A-PL001</td>
<td>Jitter Tolerance Test</td>
</tr>
<tr>
<td>MX183000A-PL031</td>
<td>DUT Error Counts Import</td>
</tr>
</tbody>
</table>

### Optional parts

<table>
<thead>
<tr>
<th>Model</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>J1789A</td>
<td>Electrical Length Specified cable (0.4m, V connector)</td>
</tr>
<tr>
<td>J1790A</td>
<td>Electrical Length Specified cable (0.8m, V connector)</td>
</tr>
<tr>
<td>J1800A</td>
<td>ISI Board V</td>
</tr>
<tr>
<td>J1793A</td>
<td>Pick OFF Tee (V)</td>
</tr>
</tbody>
</table>
Appendix
# Ordering Information

<table>
<thead>
<tr>
<th>Model</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>MP1900A</td>
<td>Signal Quality Analyzer-R</td>
</tr>
<tr>
<td>MU181000B</td>
<td>12.5GHz 4port Synthesizer</td>
</tr>
<tr>
<td>MU181000B-002</td>
<td>SSC Extension</td>
</tr>
<tr>
<td>MU181500B</td>
<td>Jitter Generation Source</td>
</tr>
<tr>
<td>MU195020A</td>
<td>21G/32G bit/s PPG</td>
</tr>
<tr>
<td>MU195020A-001</td>
<td>32Gbit/s Extension</td>
</tr>
<tr>
<td>MU195020A-010</td>
<td>1ch Data Output</td>
</tr>
<tr>
<td>MU195020A-020</td>
<td>2ch Data Output</td>
</tr>
<tr>
<td>MU195020A-011</td>
<td>1ch 10Tap Emphasis</td>
</tr>
<tr>
<td>MU195020A-021</td>
<td>2ch 10Tap Emphasis</td>
</tr>
<tr>
<td>MU195020A-030</td>
<td>1ch Data Delay</td>
</tr>
<tr>
<td>MU195020A-031</td>
<td>2ch Data Delay</td>
</tr>
<tr>
<td>MU195020A-040</td>
<td>1ch Variable ISI</td>
</tr>
<tr>
<td>MU195020A-041</td>
<td>2ch Variable ISI</td>
</tr>
<tr>
<td>MU195040A</td>
<td>21G/32G bit/s SI ED</td>
</tr>
<tr>
<td>MU195040A-001</td>
<td>32Gbit/s Extension</td>
</tr>
<tr>
<td>MU195040A-010</td>
<td>1ch ED</td>
</tr>
<tr>
<td>MU195040A-020</td>
<td>2ch ED</td>
</tr>
<tr>
<td>MU195040A-011</td>
<td>1ch CTLE</td>
</tr>
<tr>
<td>MU195040A-021</td>
<td>2ch CTLE</td>
</tr>
<tr>
<td>MU195040A-022</td>
<td>Clock Recovery</td>
</tr>
<tr>
<td>MU195050A</td>
<td>Noise Generator</td>
</tr>
<tr>
<td>MU195050A-001</td>
<td>White Noise</td>
</tr>
<tr>
<td>MU183020A</td>
<td>28G/32G bit/s PPG</td>
</tr>
<tr>
<td>MU183040B</td>
<td>28G/32G bit/s High Sensitivity ED</td>
</tr>
<tr>
<td>MX183000A-PL001</td>
<td>Jitter Tolerance Test</td>
</tr>
<tr>
<td>MX183000A-PL011</td>
<td>PCIe Link Sequence</td>
</tr>
<tr>
<td>MX183000A-PL021</td>
<td>PCIe Link Training*</td>
</tr>
<tr>
<td>MX183000A-PL025</td>
<td>PCIe 5 Link Training*</td>
</tr>
<tr>
<td>MX183000A-PL022</td>
<td>USB Link Training</td>
</tr>
<tr>
<td>MX183000A-PL031</td>
<td>DUT Error Counts Import</td>
</tr>
</tbody>
</table>

*The PL021 option supports PCIe Gen1 to Gen4. The PL025 option supports PCIe Gen5. PL021 is required to add PL025.*
# Main Specifications

- **Signal Quality Analyzer-R MP1900A**

<table>
<thead>
<tr>
<th>Item</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>LCD</td>
<td>12.1” WXGA 1280 x 800</td>
</tr>
<tr>
<td>Remote interface</td>
<td>GPIB, LAN</td>
</tr>
<tr>
<td>Module slots</td>
<td>8</td>
</tr>
<tr>
<td>External equipment interface</td>
<td>USB x6, VGA x1, HDMI x1</td>
</tr>
<tr>
<td>OS</td>
<td>Window Embedded Standard 7</td>
</tr>
<tr>
<td>Power supply</td>
<td>100 V(ac) to 120 V(ac)/200 V(ac)to 240 V(ac) 50 Hz to 60 Hz</td>
</tr>
<tr>
<td>Power consumption</td>
<td>1350 VA max.</td>
</tr>
<tr>
<td>Size and mass</td>
<td>340 (W) x 222.5 (H) x 451 (D) mm</td>
</tr>
<tr>
<td></td>
<td>20 kg max. (excluding modules)</td>
</tr>
</tbody>
</table>

- **21G/32G bit/s SI PPG MU195020A**

<table>
<thead>
<tr>
<th>Item</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operation bit rate</td>
<td>2.4 Gbit/s to 21 Gbit/s or 32.1 Gbit/s</td>
</tr>
<tr>
<td>Number of channels</td>
<td>1 or 2</td>
</tr>
<tr>
<td>Output amplitude</td>
<td>0.1 Vp-p to 1.3 Vp-p (Single-end)</td>
</tr>
<tr>
<td></td>
<td>0.2 Vp-p to 2.6 Vp-p (Differential)</td>
</tr>
<tr>
<td>Emphasis</td>
<td>10Tap</td>
</tr>
<tr>
<td>Variable ISI</td>
<td>ISI and Channel Emulation functions</td>
</tr>
<tr>
<td>Tr/Tf (20% to 80%)</td>
<td>12 ps (typ.)</td>
</tr>
<tr>
<td>Random tutor</td>
<td>115 fs rms (typ.)</td>
</tr>
<tr>
<td>PCIe/USB Link Training</td>
<td>Supported (MX183000A-PL021(PCle), PL025(PCle 5), PL022(USB))</td>
</tr>
<tr>
<td>I/O connectors</td>
<td>K (f)</td>
</tr>
</tbody>
</table>

- **21G/32G bit/s SI ED MU195040A**

<table>
<thead>
<tr>
<th>Item</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operation bit rate</td>
<td>2.4 Gbit/s to 21 Gbit/s or 32.1 Gbit/s</td>
</tr>
<tr>
<td>Number of channels</td>
<td>1 or 2</td>
</tr>
<tr>
<td>Input attitude</td>
<td>0.05 Vp-p to 1.0 Vp-p (Single-End)</td>
</tr>
<tr>
<td></td>
<td>0.1 Vp-p to 2.0 Vp-p (Differential)</td>
</tr>
<tr>
<td>Input sensitivity</td>
<td>15 mV (Eye Height 28.1 Gbit/s)</td>
</tr>
<tr>
<td>CTLE</td>
<td>Peak Frequency 14, 8, 4 GHz</td>
</tr>
<tr>
<td></td>
<td>Gain 0 to −12 dB</td>
</tr>
<tr>
<td>Clock Recovery</td>
<td>Yes, supports SSC input</td>
</tr>
<tr>
<td>PCIe/USB Link Training</td>
<td>Supported (MX183000A-PL021(PCle),</td>
</tr>
<tr>
<td></td>
<td>MX183000A-PL022(USB))</td>
</tr>
<tr>
<td>I/O connectors</td>
<td>K (f)</td>
</tr>
</tbody>
</table>

- **Noise Generator MU195050A**

<table>
<thead>
<tr>
<th>Item</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of channels</td>
<td>2</td>
</tr>
<tr>
<td>Insertion loss</td>
<td>−3 dB</td>
</tr>
<tr>
<td>CMI</td>
<td>0.1 GHz to 1 GHz/1 GHz to 6 GHz</td>
</tr>
<tr>
<td>DMI</td>
<td>2 GHz to 10 GHz</td>
</tr>
<tr>
<td>White Noise</td>
<td>10 MHz to 10 GHz</td>
</tr>
<tr>
<td>Crest Factor</td>
<td>&gt;5</td>
</tr>
</tbody>
</table>