



High-Speed Serial-Bus Interface Solution PCIe 5 Support

Signal Quality Analyzer-R MP1900A Series

PCIe, USB, Thunderbolt Market Trend



Key Features



All-in-one support from Network IF to BUS IF



Signal Quality

- Low Jitter/Clean Eye
- 10TAP Emphasis for Tx
- High Sensitivity
- 12 dB Variable CTLE for Rx
- Jitter/Noise Source in One Package

Scalability

- 32 Gbit/s NRZ up to 16ch
- 112 Gbit/s PAM4 (56 Gbaud) up to 4ch

Analyzability

- Ready for PCIe-G5 bit rate (32G NRZ)
- PCIe-G5 Link Training (Negotiation)
- PCIe-G5 LTSSM Analysis
- FEC Pattern Generation
- Usability
 - All-in-One: PC Controller, Noise Source, Emphasis, CTLE, CDR, etc.
 - New GUI/Touch Screen

MP1900A Series Products

- High-Expandability Software Solutions Supporting Multiple Interfaces
- Device Rx Test Calibration and Test Automation

Model	Name	Option	Remarks				
MP1900A	Signal Quality Analyzer-R						
MU181000B	12.5GHz 4port Synthesizer	2.5GHz 4port Synthesizer 02					
MU181500B	Jitter Modulation Source						
MU195020A	21G/32G bit/s SI PPG	01, 10, 11, 40 or 01, 20, 21, 41	1ch or 2ch				
MU195040A	21G/32G bit/s SI ED	01, 10, 11, 22	1ch				
MU195050A	Noise Generator						
MX183000A-PL001	Jitter Tolerance Test Software						
MX183000A-PL021	PCIe Link Training Software						
MX183000A-PL025	PCIe Gen5 Link Training Software		New release				
Automation software for	Keysight/Tektronix Scope						
GRL-PCIE4-BASE-RXA	PCIE Gen4 Base Automation Software						
GRL-PCIE4-CEM-RXA	PCIE Gen4 CEM Automation Software						
GRL-PCIE5-BASE-RXA	PCIE Gen5 Base Automation Software						
GRL-PCIE5-CEM-RXA	PCIE Gen5 CEM Automation Software		New release				
Automation software for	Teledyne Lecroy Scope						
QPHY-PCIE-Tx-Rx	PCIE Gen3/4/5 Automation Software		*				


*1: Enquire about support for Gen5 CEM

PCIe Tx LEQ/Rx Compliance Test

- Combination of best-performance BERT MP1900A and preferred oscilloscope -

Shorter test times and reduced investment cost

- Supports Combination with Lecroy/Tektronix/Keysight Real-Time Oscilloscopes
- > Automated Rx CEM and Base Tests: Calibration, Link EQ and Automated Tx Test
- Protocol Aware: Link Training/Equalization and LTSSM Analysis
- High-Expandability 32G Multichannel BERT for PCIe1 to 5



PCIe Gen5 Test Solution

PCI Express Gen5 Rx Test Features

- ✓ Key Features
 - Automated Measurement and Calibration using Automation Software GRL-PCIE5-BASE/CEM-RXA/QPHY-PCIE-Tx-Rx
 - True Crosstalk Test using Dual-Channel PPG
 - Logical Sub Block Evaluation using MX183000A

Supported Standards

Supported Stand	lard	DUT	Calibration	Link Training	Jitter Tolerance Test
PCI Express Base Spec	1.x/2.0/3.x/4.0/ 5.0	Host/End Point SERDES	3.x/4.0/5.0: Supported	1.0 to 4.0: Supported	Guaranted
PCI Express CEM Spec	3.x/4.0/5.0	System/Device Card	3.x/4.0: Supported 5.0: Supported	5.0: Supported	Supported

Jitter Tolerance Test Function (Opt-PL001)

- ✓ Impress SJ/RJ to Test PHY Device Jitter Tolerance
- ✓ Device Margin Test using Estimated Low- Rate BER Measurement
- ✓ Measurement Result Report Creation in HTML and CSV Format

Features of Anritsu PCIe Solution(1/2)

Key Automation Software Features GRL-PCIE5-BASE/CEM-RXA/QPHY-PCIE-Tx-Rx

PCIe 5.0 Rx Base/CEM Spec Based Fully Automated Waveform Calibration

Easy Rx Stress Tolerance Test

Auto-calibration Controls Test Condition Dispersion (Scatter/Randomness)


High-speed Waveform Calibration with Consistent Test Results

Key MX183000A Features

PCle Gen1 to Gen5 Loopback Mode Jitter Tolerance Margin Test


Application Specifications

- Data Rate: 32 GT/s
- Common/SRIS/SRNS Clock Architecture
- Required Instruments:
 - Keysight 50 GHz Oscilloscope (DSAX or newer series) or Tektronix 50 GHz (DPS or newer series)
 - Anritsu Signal Quality Analyzer-R MP1900A
 - Gen5 Base Fixture or Gen4 ISI board











Features of Anritsu PCIe Solution(2/2)

Bit Error Analysis


- Set Loopback Preset to Manual and change the preset from P0 to P10 to determine the optimum preset/Cursor at the DUT.
- To find the DUT optimum setting, change CTLE Gain to 0 to –12 dB.
- The optimum Tx EQ value can be found automatically using the matrix Scan function.





Generating Stress Signal for Rx Test & Measuring BER Using MP1900A


- Stress Signal Generation
- Jitter Addition Function: SJ/RJ/SSC
- Noise Addition Function: Common Mode/Differential Mode
- Emphasis Control
- Crosstalk Signal Generation: Multichannel 4ch max./MP1900A
- BER Measurement
- Jitter Tolerance Measurement
- High-sensitivity Input Function: 15 mV (typ.) Eye Height Input
- CDR Function: 2.4 to 32.1 Gbit/s Wideband
- Built-in CTLE: 0 to -12 dB/0.1 dB



Automation Software For Calibration


Gen5 Crosstalk Test

• Dual channel PPG enables true crosstalk testing




PCI Express Gen5 Rx Test Outline

PCI Express PHY IP Device Rx Test Sequence \succ




PCI Express Gen5 Calibration Points (1/3)




Symbol	Parameter	2.5 GT/ s	5.0 GT/s	8.0 GT/s	16.0 GT/s	32.0 GT/s	Units	Details
V _{RX-LAUNCH}	Generator launch voltage	800 to 1200	800 to 1200	800 to 1200	720 to 800	720 to 800	mV PP	Note 1
T _{RX-UI}	Unit Interval	400	200	125	62.5	31.25	ps	
T _{RX-ST}	Eye width	≤ 0.4	≤ 0.32	≤ 0.30	≤ 0.30	≤ 0.30	UI	Note 3, 4, 8, 10
V _{RX-ST}	Eye height	≤ 175	≤ 100	≤25	≤ 15	≤15	mV PP	Note 2, 4, 8, 9
T _{RX-ST-SJ}	Swept Sj	N/A	75 ps (max) See Note 11	See Section 8.4.2.2.1	See Section 8.4.2.2.1	See Section 8.4.2.2.1	ps	Note 5
T _{RX-ST-RJ}	Random Jitter	N/A	3.4	(max) 3.0	1.0	0.5	ps RMS	Note 6, 7
Vrx-diff-int	Differential noise	N/A	N/A	14	14	10	mV PP	Note 7, 12 Adjust to set EH. Frequency = 2.1 GHz .
V _{RX-CM-INT}	Common mode noise	150	150	150	150	150	mV PP	Note 8


Annitsu envision : ensure

PCI Express Gen5 Calibration Points (2/3)



PCI Express Gen5 Calibration Points (3/3)





Examples of Calibration Setting and Measurement Screens

One-touch Calibration of Stress Input Signal and Testing using Automation software

- ✓ Supports PCIe-Gen5 Rev1.0 Devices
- ✓ Executes Calibration of High-reproducibility Test Signal and Rx Test

PCI Express Gen5 Link Training(1/7)

Transition to Loopback Status Stress Signal Input Test

Link Training using MX183000A-PL025

Stress Signal Calibration

Caulan	Equipment Setup Unk Training Run Test Graph Report			E	Electrical Idle										
Specif	ication DUT 2.0 GT/s) · Endpoir		viapn ~		fore resul	ts									
SkP (Marg	Rx Jount	/5 Tx	-						Matri EQ Test & LEQ	c Scan					
Cle 5.0		Curson		~	Manua	I.	×	BER M	easurer	nent					
	CTLE Gain (dB)				Coef	ficient							SI PPG Amplitude	1.000	Vp-p
Threshold	1.	C-3	1	÷		0.0417		PS		0.8	dB		PCIe AIC Test: SSC		
is/Fall															
		co	2			0.9167		DE		-0.8	dB		SI ED		
le	Single ~	C+	1 1	•		0.0417		Boo	st	1.6	dB		Data Threshold	0.000 -	
ting Time	32 ÷ [s]		C+1		1/24	2/24	3/24	4/24				8/24	XData Threshold	0.000	v
tch To		0-1		0.0000	0.0417	0.0833	0.1250			0.2500		0.3333	Noise		
nual BER Test	Error Addition	0/24	0.0000	0.0, 0.0	0.0, -0.8	0.0, -1.6	0.0, -2.5	0.0, -3.5	0.0, -4.7	0.0, -6.0	0.0, -7.6	0.0, -9.5	CM		
al BER		1/24				_	1.0, -2.8	-		-	1.9, -8.8		Band	Low ~	
al Error Count		2/24			<u> </u>	· ·	2.2, -3.1			3.5, -8.0			Frequency		MHz
al Bits		3/24					3.5, -3.5		4.9, -7.0				Amplitude	10 🔹	mVp-p
rent BER		4/24	_		<u> </u>	<u> </u>	5.1, -4.1	6.0, -6.0					DM 🗌		
c Loss	Clock Loss	5/24			<u> </u>	<u> </u>	7.0, -4.9						Frequency		GHz
0 60055	CIOLA LOSS	6/24	0.2500	6.0, 0.0	6.8, -1.6	8.0, -3.5							Amplitude	4.*	mVp-p

PCI Express Link Training Screen

PPG Pattern Control using MX183000A

- ✓ Screen Functions for Easy Setting of Measurement Conditions and Test Execution
- ✓ Controls PCI Express Device Status and Supports Logical Sub Block Evaluation
- ✓ 8B/10B, 128B/130B, Scramble SKIP Insertion

Item	MX183000A-PL025 Specification
Supported	Gen5 (32 GT/s)
Standard	
Test Pattern	Compliance (MCP, CP), PRBS (7, 9, 10, 11, 15, 20, 23, 31)
LTSSM State	Transition to Detect, Polling, Configuration, Recovery, Loopback
Loopback Through	Configuration, Recovery
TS Set Pattern	SKP Insertion/Filtering, 8B/10B, 128B/130B, FTS, Link Number, Lane Number, Scrambling

PCI Express Gen5 Link Training(2/7)

Stress Signal Calibration

Transition to Loopback Status Stress Signal Input Test

Added and Changed Several Parameters Affecting Link Training

Requirement	Description
Enhanced Link Behavior Control	Added TS parameter for LEQ to PCIe 5.0
Precoding	Receiver can request precoding from transmitter to operate at data rates of 32.0 GT/s or higher
SKP OS/EIEOS/EIEOSQ	SKP OS Identifier changed from AAh to 99h 32G EIEOS has same frequency compared to 16G Two consecutive EIEOS for data rates of 32.0 GT/s
MCP 5.0	EIEOS changed to EIEOSQ


PCI Express Gen5 Link Training(3/7)

Stress Signal Calibration Stress

Stress Signal Input Test

Enhanced Link Behavior Control

Defined option to perform Recovery Equalization when selecting loopback through configuration route



PCI Express Gen5 Link Training(4/7)

Stress Signal Calibration

Transition to Loopback Status Stress Signal Input Test

Enhanced Link Behavior Control

Defined new routes for Link Equalization

Case	8.0 GT/s EQ	16.0 GT/s EQ	32.0 GT/s EQ	Description
Α	 ✓ 	-	-	PCIe 3
В	~	~	-	PCIe 4
С	-	-	 	PCIe 5 Equalization bypass to highest rate support
D	 	v	v	PCIe 5 Full Equalization required
E	-	-	-	PCIe 5 No Equalization needed

PCI Express Gen5 Link Training(5/7)

Stress Signal Calibration

Transition to Loopback Status Stress Signal Input Test

Precoding

At 32.0 GT/s, an optional precoding mechanism is provided, which receivers can enable optionally, to reduce the risk of DFE-related error bursts in high transition data patterns causing silent data corruption.

The receiver can request precoding from its transmitter for operation at data rates of 32.0 GT/s or higher.

Precoding can be applied independently to either Tx or Rx.




Figure 4-20 Precoding working the scrambler/de-scrambler

PCI Express Gen5 Link Training(6/7)

Stress Signal Calibration

Transition to Loopback Status Stress Signal Input Test

- MX183000A Already Supports:
 - ✓ Enhanced Link Behavior Control
 - ✓ Precoding
 - ✓ SKP OS/EIEOS
 - ✓ MCP 5.0

MXI83000A - PCIe Link Training File Setup Help Operate MP1900A												
Equipment Setup Link Training Run Test Graph Report Outputting Test Pattern Specification DUT	PCIe 5.0	CTLE Gain [dB] PCIe5 0.0	Cursor		•	Manual	•	BER N	leasure	ment		
LTSSM State Loopback Active. Master Received Matrix. Scan Libbun Seard 32.0 Gbps Use Preset Preset LEQ Test Setting	EC Threshold	1	C-1	1	<u>*</u>	Coefficie		P	6	0.8	dB	
Bolob Received Transmitted SKP Count PPG Final Preset P4 Rx LEQ PPG Final Cursor Configure SKP Count 0 24 0	Pass/Fail	PASS	C0	23		0.95	583	DI	= [0.0	dB	
Symbol Err Full Swing, Low Frequency 24 8	Cycle	Single •	C+1	0	* *	0.00	000	Boo	ost	0.8	dB	
Symbol Lock Link, Lane Number 1 0 Request Eq Matched Recovery Full EQ *	Gating Time	32 🛓 [s]		C+1	0/24		2/24 3/2	-	5/24	-	7/24	· ·
128b138b Received Transmitted PCIe 3 PCIe 4 PCIe 5 SVP Count 95403 95403 Complete Complete </td <td>Switch To Manual BER Test</td> <td>Error Addition</td> <td>C-1 0/24</td> <td>0.0000</td> <td>0.0000</td> <td>0.0417 0. 0.0, -0.8 0.0,</td> <td>0833 0.125</td> <td></td> <td>0.2083 0.0, -4.7</td> <td></td> <td>0.2917 0.0, -7.6</td> <td></td>	Switch To Manual BER Test	Error Addition	C-1 0/24	0.0000	0.0000	0.0417 0. 0.0, -0.8 0.0,	0833 0.125		0.2083 0.0, -4.7		0.2917 0.0, -7.6	
Sync Header Er State Machine SKP Link EQ PPG/ED Trigger	Total BER	0.0000E-12				0.8, -0.8 0.9		-			1.9, -8.8	
TSI OS Parity E Block Lock ED	Total Error Count	0				1.7, -0.9 1.9, 2.8, -1.0 3.1					<u> </u>	
ELEOS Counter Tx Equalization for 2.5 GT/s P4 : 0.0, 0.0 • CTLE Gain [dB] PCIeS • 0.0 * Tx Equalization for Manual •	Total Bits	1.0239E+12			-	3.9, -1.2 4.4		-				
Loopback.Active State	Current BER	0.0000E-09	5/24	0.2083	4.7, 0.0	5.3, -1.3 6.0,	, -2.9 7.0, -4.	9				
Tx Precoding OFF Rx Precoding ON	Sync Loss 🔳	Clock Loss	6/24	0.2500	6.0, 0.0	6.8, -1.6 8.0,	, -3.5					
Tx Precoding OFF Rx Precoding ON												

PCI Express Gen5 Link Training(7/7)

Stress Signal Calibration

Transition to Loopback Status Stress Signal Input Test

Strong MX183000A Support for Customer Debugging

LTSSM Log Viewer

LTSSM Trigger

Time [ns]	∆Time [ns]	State	Speed[GT/s]	Detect Preset	Error Count	Use Preset	Preset	Pre-cursor	Cursor	Post-cursor	FS	LF	*
440,750,376	4	RECOVERY_RCVR_LOCK	16.0					_					
440,750,380	1,153,864	RECOVERY_EQUALIZATION_PHASEO	16.0								24	8	
441,904,244	8	RECOVERY_EQUALIZATION_PHASEO	16.0		-	-		-		-	24	8	
441,904,252	2,848	RECOVERY_EQUALIZATION_PHASE1	16.0	-		-		-		-			
441,907,100	272	RECOVERY_EQUALIZATION_PHASE2	16.0	0 (MP1900A ==> DUT)	0	1 (Preset)	P6	3	21	0			
441,907,372	1,999,728	RECOVERY_EQUALIZATION_PHASE2	16.0	1 (MP1900A <== DUT)	0	1 (Preset)	P6	3	21	0			
443,907,100	2,864	RECOVERY_EQUALIZATION_PHASE2	16.0	0 (MP1900A ==> DUT)	0	1 (Preset)	P4	0	24	0			
443,909,964	2,000,000	RECOVERY_EQUALIZATION_PHASE2	16.0	1 (MP1900A <== DUT)	0	1 (Preset)	P4	0	24	0			
445,909,964	2,860	RECOVERY_EQUALIZATION_PHASE3	16.0	0 (MP1900A ==> DUT)	0	1 (Preset)	P5	2	22	0			
445,912,824	4	RECOVERY_EQUALIZATION_PHASE3	16.0	1 (MP1900A <== DUT)	0	1 (Preset)	P5	2	22	0			
445,912,828	1,999,980	RECOVERY_EQUALIZATION_PHASE3	16.0	0 (MP1900A ==> DUT)	0	1 (Preset)	P5	2	22	0			
447,912,808	4	RECOVERY_EQUALIZATION_PHASE3	16.0	1 (MP1900A <== DUT)	0	1 (Preset)	P4	0	24	0			
447,912,812	2,002,840	RECOVERY_EQUALIZATION_PHASE3	16.0	0 (MP1900A ==> DUT)	0	1 (Preset)	P4	0	24	0			
449,915,652	64	RECOVERY_RCVR_LOCK	16.0	-		-							
449,915,716	2,980	RECOVERY_RCVR_CFG_TS2	16.0	-		-				-			
449,918,696	508	RECOVERY_IDLE	16.0	-		-							
449,919,204	12	LO	16.0	-		-				-			
449,919,216	2,420	RECOVERY_RCVR_LOCK	16.0	-		-		-		-			
449,921,636	6,553,832	RECOVERY_RCVR_CFG_EQTS2	16.0			-							
456,475,468	100,016	RECOVERY_SPEED	16.0			-		-					
456,575,484	32	RECOVERY_SPEED	32.0	-		-		-					
456,575,516	4	RECOVERY_RCVR_LOCK	32.0	-		-		-		-			
456,575,520	1,213,648	RECOVERY_EQUALIZATION_PHASEO	32.0			-					24	8	
457,789,168	8	RECOVERY_EQUALIZATION_PHASEO	32.0	-		-				-	24	8	
457,789,176	1,892	RECOVERY_EQUALIZATION_PHASE1	32.0	-		-		-		-			
457,791,068	264	RECOVERY_EQUALIZATION_PHASE2	32.0	0 (MP1900A ==> DUT)	0	1 (Preset)	P6	3	21	0			
457,791,332	1,999,736	RECOVERY_EQUALIZATION_PHASE2	32.0	1 (MP1900A <== DUT)	0	1 (Preset)	P6	3	21	0			
459,791,068	1,912	RECOVERY_EQUALIZATION_PHASE2	32.0	0 (MP1900A ==> DUT)	0	1 (Preset)	P4	0	24	0			
459,792,980	2,000,000	RECOVERY_EQUALIZATION_PHASE2	32.0	1 (MP1900A <== DUT)	0	1 (Preset)	P4	0	24	0			
461,792,980	1,912	RECOVERY_EQUALIZATION_PHASE3	32.0	0 (MP1900A ==> DUT)	0	1 (Preset)	P5	2	22	0			
461,794,892	4	RECOVERY_EQUALIZATION_PHASE3	32.0	1 (MP1900A <== DUT)	0	1 (Preset)	P5	2	22	0			
461,794,896	2,000,004	RECOVERY_EQUALIZATION_PHASE3	32.0	0 (MP1900A ==> DUT)	0	1 (Preset)	P5	0	24	0			н
463,794,900	4	RECOVERY_EQUALIZATION_PHASE3	32.0	1 (MP1900A <== DUT)	0	1 (Preset)	P4	0	24	0			
463,794,904	2,001,908	RECOVERY_EQUALIZATION_PHASE3	32.0	0 (MP1900A ==> DUT)	0	1 (Preset)	P4	0	24	0			
465,796,812	32	RECOVERY_RCVR_LOCK	32.0		-	-		-					
465,796,844	1,948	RECOVERY_RCVR_CFG_TS2	32.0			-		-					
465,798,792	524	LOOPBACK_ENTRY_MASTER_TS1	32.0			-							
465,799,316	0	LOOPBACK, ACTIVE, MASTER	32.0	-		_		_		_			

🖳 Option	
State Machine	SKP Link EQ PPG/ED Trigger
PPG Aux Output	t Trigger
Trigger LTSS	SM •
State	Loopback.Active.Master
Link Speed	16.0 G
Change Preset	Send Pres
	Desk Unit Set Date
	1 1 1 0 100
	Theory Contract of the start o
	Tat Tat Date wire M/27 Teaming date Date Main Fel cantel Mundame Canter Maridame Tristmense Date Main Marine Date Marine <thdate mari<="" td=""></thdate>

PCI Express Gen5 Rx JTOL Test (1/5)


Transition to Loopback Status Stress Signal Input Test

Stress Signal Input Test (Jitter Tolerance Margin Test Using MX183000A-PL001

Jitter Control and Tolerance Measurement using MX183000A

- ✓ Impresses SJ and Tests PHY Device Jitter Tolerance
- ✓ Tests Device Margin using Low BER Estimation
- ✓ Outputs Measurement Results in HTML and CSV Formats

Stress Signal Calibration



ltem	MX183000A-PL001 Specifications
Jitter Setting Range	Complies with MU181500B Jitter Modulation Source
Direction Search	Binary, Downward Linear, Downward Log, Upward Linear, Upward Log,
	Binary + Linear
Detection	Error Rate, Error Count, Estimate
Error Threshold	1.0E-3 to 1.0E-14
Highlight Error Rate	9.9E-9 to 1.0E-20 (at estimate)
Report Function	Reports results in HTML and CSV formats

MX183000A - Selector

Application Selector

PCIe Link Sequence

USB Link Sequence

Jitter Tolerance Test

File Setup License Help

PCI Express Gen5 Rx JTOL Test (2/5)

Stress Signal Calibration

Transition to Loopback Status Stress Signal Input Test

- Measurement System Uncertainty
 - Challenging calibration targets






• Eliminate BER measurement system uncertainties

PCI Express Gen5 Rx JTOL Test (3/5)

Stress Signal Calibration Transition to Loopback Status

- All-in-One MP1900A with built-in CDR
 - Recovers Clock from Data using SSC to eliminate errors caused by Data/Clock line length differences

- MP1900A w/ High Signal Quality and High Repeatability
 - Jitter time and temperature dependency: <±2% (2 days, ±5°)
 - Low Intrinsic Jitter: 115 fs rms



PCI Express Gen5 Rx JTOL Test (4/5)

Stress Signal Calibration

Transition to Loopback Status Stress Signal Input Test

Crosstalk Impact on Signal Quality

Crosstalk can impact signal quality at high data rates.

PCIe 5 allocates a port to transmit MCP from other a non-test lane of the DUT (Training Sequence Symbol Number 5, Bit 5).

This method cannot generate a quantitative Aggressor Signal.


PCI Express Gen5 Rx JTOL Test (5/5)

Stress Signal Calibration


Transition to Loopback Status Stress Signal Input Test

MP1900A Generates Aggressor Signal using Multichannel Generator

- All-in-one BERT with multichannel signal generator
- Supports DUT requests to send MCP



PCI Express Gen5 Test Report







2021-4 MJM No. MP1900A_PCle5-E-L-1-(1.01)