

WCDMA/HSPA Scenario Version (2)

MD8480C

W-CDMA Signalling Tester

Details of Sample C–Scenario Part 2/2

How to Use Scenario Library and Structure with
“W_01_Packet_MD8480.c”



Version 1.0
Anritsu Corporation

Discover What's Possible™
MD8480C-E-E-3

Slide 1

Anritsu

Contents

- Common Information
 - Transport Layer Structure Common Information
 - Mac Layer Structure Common Information
- Calculation for Rlc-Size in L3 Message
- How to define L1/L2 parameter
 - BCCH–BCH–P–CCPCH
 - CCCH–RACH –PRACH
 - PCCH, CCCH, DTCH–PCH, FACH#0, FACH#1–S–CCPCH
- TS34.108 6.10.2.4.1.3 Stand-alone UL: 13.6 DL: 13.6 kbps SRBs for DCCH
 - Stand-alone Uplink DPCH–Layer 1
 - Stand-alone Uplink DPCH–MAC, RLC
 - Stand-alone Downlink DPCH–Layer 1
 - Stand-alone Downlink DPCH–MAC, RLC
- TS34.108 6.10.2.4.1.32 Interactive or background/UL: 64 DL: 384 kbps/PS RAB + UL: 3.4 DL: 3.4 kbps SRBs for DCCH
 - Uplink DPCH–Layer 1
 - Uplink DPCH–MAC, RLC
 - Downlink DPCH–Layer 1
 - Downlink DPCH–MAC, RLC

Discover What's Possible™
MD8480C-E-E-3

Slide 2

Anritsu

Common Information

Transport Layer Structure Common information:

- **DTXPosition**

"MD8480C easy to" – A.2.2.5.2 Description of CPHY_TRCH_CONFIG_PAR structure
 Specifies position of DTX after RateMatching for **DownLink**
 Value in scenario description
 DTX_FIXED_POSITION — Fixed Position
 DTX_FLEXIBLE_POSITION — Flexible Position

- **PunctLimit**

"MD8480C easy to" – A.2.2.5.2 Description of CPHY_TRCH_CONFIG_PAR structure
 Specifies Puncturing Limit used in RateMatching for **UpLink**
 Value in scenario description
 50..100 (integer value) — 50% to 100%

Mac Layer Structure Common information:

The following parameters should be the same as CPHY_TRCH_CONFIG_PAR.
 NumOfTrch
 TFCS
 TrchInfo
 Set the same value at CMAC_CONFIG_PAR or copy the value from CPHY_TRCH_CONFIG_PAR.
 macConfig->NumOfTrch = phyTrchConfig->NumOfTrch;
 macConfig->TFCS = phyTrchConfig->TFCS;
 memcpy (macConfig->TrchInfo, phyTrchConfig->TrchInfo, sizeof(macConfig->TrchInfo));

Calculation for Rlc-Size in L3 Message (TrchInfo[n].Dynamic[n].TBSize)

```

TS25.331
BitModeRLC-SizeInfo ::= CHOICE {
  sizeType1      INTEGER (0..127),
  — Actual value sizeType2 = (part1 * 8) + 128 + part2
  sizeType2      SEQUENCE {
    part1         INTEGER (0..15),
    part2         INTEGER (1..7) OPTIONAL
  },
  — Actual value sizeType3 = (part1 * 16) + 256 + part2
  sizeType3      SEQUENCE {
    part1         INTEGER (0..47),
    part2         INTEGER (1..15) OPTIONAL
  },
  — Actual value sizeType4 = (part1 * 64) + 1024 + part2
  sizeType4      SEQUENCE {
    part1         INTEGER (0..62),
    part2         INTEGER (1..63) OPTIONAL
  }
}

TS25.331
OctetModeRLC-SizeInfoType1 ::= CHOICE {
  sizeType1      INTEGER (0..31),
  — Actual size = (8 * sizeType1) + 16
  sizeType2      SEQUENCE {
    part1         INTEGER (0..3),
    part2         INTEGER (1..3) OPTIONAL
  },
  sizeType3      SEQUENCE {
    — Actual size = (64 * part1) + 1040 + (part2 * 8)
    part1         INTEGER (0..61),
    part2         INTEGER (1..7) OPTIONAL
  }
}

TS25.331
OctetModeRLC-SizeInfoType2 ::= CHOICE {
  — Actual size = (sizeType1 * 8) + 48
  sizeType1      INTEGER (0..31),
  — Actual size = (sizeType2 * 16) + 312
  sizeType2      INTEGER (0..63),
  — Actual size = (sizeType3 * 64) + 1384
  sizeType3      INTEGER (0..56)
}
    
```

BCCH-BCH-P-CCPCH

TS25.302 Annex A

Table A.1: Characterisation of Transport Format

Dynamic part	Transport Block Size	Allocation values	BCH	PCH	FACH	RACH
	0 to 5000	1 bit granularity	246	1 to 5000	1 bit granularity	0 to 5000
	0 to 20000	1 bit granularity	246	1 to 20000	1 bit granularity	0 to 20000
	10, 20 ms, 40 and 80 ms					
Semi-static part	Transmission Time Interval (TTI) (option for TDD only)	10, 20 ms, 40 and 80 ms	20 ms	10 ms for FDD, 20 ms for TDD	10, 20 ms, 40 and 80 ms	10 ms and 20 ms for FDD, 10 ms for 3.84 Mcps TDD, 5 ms, 10 ms and 20 ms for 1.28 Mcps TDD
	Type of channel coding	No Coding (TDD only), Turbo coding, Convolutional coding	Convolutional coding	Convolutional coding	No coding (TDD only), Turbo coding, Convolutional coding	Convolutional coding
	Code rates	1/2, 1/3	1/2 for FDD and 3/8 for TDD	1/2 for FDD and 3/8 for TDD	1/2, 1/3	1/2
	CRC Size	0, 8, 12, 16, 24	16	0, 8, 12, 16, 24	0, 8, 12, 16, 24	0, 8, 12, 16, 24
	Resulting ratio after slot rate matching	0.5 to 4				

Table 1: Parameters for BCH

Transport block size	246
CRC	16 bits
Code rate	OC, code rate = 1/2
TTI	20 ms
The number of codes	1
SF	256

Table 1: Usage of channel coding scheme and coding rate

Type of TCH	Coding scheme	Coding rate
BCH	Convolutional coding	1/2
PCH	Convolutional coding	1/2
RACH	Convolutional coding	1/2
DCH, FACH	Turbo coding	1/3, 1/2

```

CphyR1SetupPar = &CphyR1Setup_P_CCPCH_BTS1;
memset(CphyR1SetupPar, 0, sizeof(CPHY_R1_SETUP_PAR));

CphyR1SetupPar->Offset = 7680;
CphyR1SetupPar->SymbolRate = 0x00000090;
CphyR1SetupPar->SlotFormat; // Don't care
CphyR1SetupPar->SymbolRate = SYMRAPE15K; // 1
CphyR1SetupPar->ChCode = 1; // 2
CphyR1SetupPar->Power = POWER_STEP_01DB(-16.0); // Power = -16.0dB
CphyR1SetupPar->TxDiversity = DIVERSITY_OFF;

CphyTrchConfigPar = &CphyTrchConfig_P_CCPCH_BTS1;
memset(CphyTrchConfigPar, 0, sizeof(CPHY_TRCH_CONFIG_PAR));

CphyTrchConfigPar->DTXPosition = DTX_FLEXIBLE_POSITION;
CphyTrchConfigPar->InterLvl2nd = INTERLEAVE_ON;
CphyTrchConfigPar->PunctLimit; // Don't care

CphyTrchConfigPar->TFCS.NumOfTFC = 2;
CphyTrchConfigPar->TFCS.TFC[0][0] = 0;
CphyTrchConfigPar->TFCS.TFC[1][0] = 1;

CphyTrchConfigPar->NumOfTch = 1;
CphyTrchConfigPar->TrchInfo[0].Tch = 0; // 0 BCH;
CphyTrchConfigPar->TrchInfo[0].TrchMo = 0; // 0;
CphyTrchConfigPar->TrchInfo[0].InterLvl = INTERLEAVE_ON;

CphyTrchConfigPar->TrchInfo[0].NumOfDynamic = 1;
CphyTrchConfigPar->TrchInfo[0].Dynamic[0].NumOfTch = 0;
CphyTrchConfigPar->TrchInfo[0].Dynamic[0].TBSize = 168;
CphyTrchConfigPar->TrchInfo[0].Dynamic[1].NumOfTch = 1;
CphyTrchConfigPar->TrchInfo[0].Dynamic[1].TBSize = 360;

CphyTrchConfigPar->TrchInfo[0].Static.TTI = 2;
CphyTrchConfigPar->TrchInfo[0].Static.EPType = CODING_CONV;
CphyTrchConfigPar->TrchInfo[0].Static.CodeRate = CODINGRATE1_2;
CphyTrchConfigPar->TrchInfo[0].Static.CRC_Size = 16;
CphyTrchConfigPar->TrchInfo[0].Static.SM_Attr = 1;

CmacConfigPar = &CmacConfig_P_CCPCH_BTS1;
memset(CmacConfigPar, 0, sizeof(CMAC_CONFIG_PAR));

CmacConfigPar->ActFlag = MAC_ACTIVE;

CmacConfigPar->NumOfLoch[0] = 1;
CmacConfigPar->LochInfo[0][0].Loch = 0; // 0 BCH;
CmacConfigPar->LochInfo[0][0].Priority = 0;
CmacConfigPar->LochInfo[0][0].CQLength = 0;
CmacConfigPar->LochInfo[0][0].CTVValue = 0;
CmacConfigPar->LochInfo[0][0].CQLength = 0;
CmacConfigPar->LochInfo[0][0].UEIDType = UEID_NOTUSE;
CmacConfigPar->LochInfo[0][0].UEID = 0;

CrlcConfigPar = &CrlcConfig_P_CCPCH;
memset(CrlcConfigPar, 0, sizeof(CRLC_CONFIG_PAR));

CrlcConfigPar->NumOfPUS = 1;
CrlcConfigPar->PU_LengthTDM = 0; // It will be ignored in this scenario. (TMD-PDU)
CrlcConfigPar->PU_LengthTDM = 238; // Refer to "Easy to A.1.10 CrlcConfig()"
CrlcConfigPar->PU_LengthTDM = 230;
    
```

Discover What's Possible™
MD8480C-E-E-3

Slide 5



CCCH-RACH-PRACH

System Information Block-5

```

prach-SystemInformationList ::= SEQUENCE OF SIZE(1..maxPRACH[16]) [1]
prach-SystemInformationList ::= SEQUENCE {
  prach-RACH-Info ::= SEQUENCE
  modeSpecificInfo ::= CHOICE { fdd }
  fdd ::= SEQUENCE
  availableSF ::= ENUMERATED {sfPr64}
  preambleTransmitPowerOffset ::= INTEGER (0..15) [0]
  puncturingLimit ::= ENUMERATED {p11}
  availableChannelNumbers ::= SEQUENCE OF INTEGER (1..32) [1]
  transportChannelIdentity ::= INTEGER (1..32) [3]
  rach-TransportFormatSet ::= CHOICE (commonTransCFPS) OPTIONAL:Exist
  commonTransCFPS ::= SEQUENCE
  cti ::= CHOICE { ctfc2 }
  ctfc2 ::= SEQUENCE OF SIZE(1..maxTF[32]) [2]
  commonDynamicTF-Info ::= SEQUENCE
  fdd ::= SEQUENCE
  ctfc2-ModeDcr-SizeInfoType2 ::= CHOICE { sizeType1 }
  sizeType1 ::= INTEGER (0..31) [15]
  numOFPRBSets ::= SEQUENCE OF SIZE(1..maxTF[32]) [1]
  numOFTransportBlocks ::= CHOICE { one }
  one ::= NULL
  logicalChannelList ::= CHOICE { configured }
  commonDynamicTF-Info ::= SEQUENCE
  ctfc2-ModeDcr-SizeInfoType2 ::= CHOICE { sizeType2 }
  sizeType2 ::= INTEGER (0..63) [3]
  numOFPRBSets ::= SEQUENCE OF SIZE(1..maxTF[32]) [1]
  numOFTransportBlocks ::= CHOICE { one }
  one ::= NULL
  logicalChannelList ::= CHOICE { configured }
  configured ::= NULL
  semiStaticTF-Info ::= SEQUENCE
  channelCodingType ::= CHOICE { convol, optional }
  convol ::= SEQUENCE {
    rateMatchingAttribute ::= INTEGER (0..15) [15]
    crs-Size ::= ENUMERATED { crs1 }
  }
  optional ::= SEQUENCE {
    complete ::= SEQUENCE
  }
  prach-TFCS ::= CHOICE (normalFT-Resampling) OPTIONAL:Exist
  normalFT-Resampling ::= CHOICE { complete }
  complete ::= SEQUENCE
  ctfc2-Size ::= CHOICE { ctfc2Bit }
  ctfc2Bit ::= SEQUENCE OF SIZE(1..maxTFC[1024]) [2]
  ctfc2 ::= SEQUENCE {
    ctfc2 ::= INTEGER (0..3) [0]
    powerSetInformation ::= SEQUENCE [1] OPTIONAL:Exist
    signaledGainFactors ::= CHOICE { signaledGainFactors }
    signaledGainFactors ::= CHOICE { fdd }
    fdd ::= SEQUENCE
    gainFactorBeta0 ::= INTEGER (0..15) [15]
    gainFactorBeta1 ::= INTEGER (0..15) [15]
    referenceTFC-ID ::= INTEGER (-5..10) [2] OPTIONAL:Exist
    ctfc2-Size ::= SEQUENCE [1]
    ctfc2 ::= SEQUENCE [1]
    powerSetInformation ::= SEQUENCE [1] OPTIONAL:Exist
    signaledGainFactors ::= CHOICE { signaledGainFactors }
    signaledGainFactors ::= SEQUENCE [0]
    fdd ::= SEQUENCE
    gainFactorBeta0 ::= INTEGER (0..15) [11]
    gainFactorBeta1 ::= INTEGER (0..15) [15]
    referenceTFC-ID ::= INTEGER (-5..10) [2] OPTIONAL:Exist
    powerSetParam ::= INTEGER (0..10) [2] OPTIONAL:Exist
  }
    
```

TS25.321 Table 9.2.1.4: Coding of the Target Channel Type Field on RACH for FDD

TCTF	Designation
00	CCCH
01	DCCH or DTCH over RACH
10-11	Reserved

```

CphyR1SetupPar = &CphyR1Setup_U_PRACH;
memset(CphyR1SetupPar, 0, sizeof(CPHY_R1_SETUP_PAR));

CphyR1SetupPar->Offset = 10240;
CphyR1SetupPar->SymbolRate = 0x00000090;
CphyR1SetupPar->SlotFormat; // Don't care
CphyR1SetupPar->SymbolRate = SYMRAPE15K; // For message data field
CphyR1SetupPar->ChCode = 128; // It will be ignored in this scenario. (TMD-PDU)
// Refer to "Easy to A.1.10 A.2.2.6.2 Description of CPHY_R1_SETUP_PAR structure - PreambleMode"
CphyR1SetupPar->Power; // Don't care
CphyR1SetupPar->AICHTiming = AICH_3ACCES_SLOT; // Don't care
CphyR1SetupPar->TxDiversity = DIVERSITY_OFF;

CphyTrchConfigPar = &CphyTrchConfig_U_PRACH;
memset(CphyTrchConfigPar, 0, sizeof(CPHY_TRCH_CONFIG_PAR));

CphyTrchConfigPar->DTXPosition; // Don't care
CphyTrchConfigPar->InterLvl2nd = INTERLEAVE_ON;
CphyTrchConfigPar->PunctLimit = 100;
CphyTrchConfigPar->NumOfTch = 1;

CphyTrchConfigPar->TFCS.NumOfTFC = 0;
CphyTrchConfigPar->TFCS.TFC[0][0] = 0;
CphyTrchConfigPar->TFCS.TFC[1][0] = 1;

CphyTrchConfigPar->TrchInfo[0].Tch = 0; // 0 RACH;
CphyTrchConfigPar->TrchInfo[0].TrchMo = 0; // 0;
CphyTrchConfigPar->TrchInfo[0].InterLvl = INTERLEAVE_ON;

CphyTrchConfigPar->TrchInfo[0].Static.TTI = 2;
CphyTrchConfigPar->TrchInfo[0].Static.EPType = CODING_CONV;
CphyTrchConfigPar->TrchInfo[0].Static.CodeRate = CODINGRATE1_2;
CphyTrchConfigPar->TrchInfo[0].Static.CRC_Size = 16;
CphyTrchConfigPar->TrchInfo[0].Static.SM_Attr = 1;

CphyTrchConfigPar->TrchInfo[0].NumOfDynamic = 1;
CphyTrchConfigPar->TrchInfo[0].Dynamic[0].NumOfTch = 1;
CphyTrchConfigPar->TrchInfo[0].Dynamic[0].TBSize = 168; // (sizeType1=15 * 8) +
CphyTrchConfigPar->TrchInfo[0].Dynamic[1].NumOfTch = 1; // (sizeType2=3 * 16) +
CphyTrchConfigPar->TrchInfo[0].Dynamic[1].TBSize = 360;

CmacConfigPar = &CmacConfig_U_PRACH;
memset(CmacConfigPar, 0, sizeof(CMAC_CONFIG_PAR));

CmacConfigPar->ActFlag = MAC_ACTIVE;

CmacConfigPar->NumOfLoch[0] = 1;
CmacConfigPar->LochInfo[0][0].Loch = 0; // 0 CCCH;
CmacConfigPar->LochInfo[0][0].Priority = 0;
CmacConfigPar->LochInfo[0][0].CQLength = 0;
CmacConfigPar->LochInfo[0][0].CTVValue = 0;
CmacConfigPar->LochInfo[0][0].CQLength = 0;
CmacConfigPar->LochInfo[0][0].UEIDType = UEID_NOTUSE;
CmacConfigPar->LochInfo[0][0].UEID = 0;

CrlcConfigPar = &CrlcConfig_P_CCPCH;
memset(CrlcConfigPar, 0, sizeof(CRLC_CONFIG_PAR));

CrlcConfigPar->NumOfPUS = 1;
CrlcConfigPar->PU_LengthTDM = 0; // It will be ignored in this scenario. (TMD-PDU)
CrlcConfigPar->PU_LengthTDM = 152; // Refer to "Easy to A.1.10 CrlcConfig()"
CrlcConfigPar->PU_LengthTDM = 144;
    
```

Discover What's Possible™
MD8480C-E-E-3

Slide 6



PCCH, CCCH, DTCH-PCH, FACH#0, FACH#1-S-CCPCH

TS25.321 – Table 9.2.1.2: Coding of the Target Channel Type Field on FACH for FDD

TCTF	Designation
00	BCCH
01000000	CCCH
01000001-01001111	Reserved
01010000	MCCH
01010001-01011110	Reserved
01011111	MSCH
0110	MTCH
0111	Reserved
10000000	CTCH
10000001-10111111	Reserved
11	DCCH or DTCH over FACH

TS25.321 – Table 9.2.1.5a: Structure of the C/T field

C/T field	Designation
0000	Logical channel 1
0001	Logical channel 2
...	...
1110	Logical channel 15
1111	Reserved

TS25.321 – Table 9.2.1.6: Lengths of UE Id field

UE Id type	Length of UE Id field
U-RNTI	32 bits
C-RNTI	16 bits

TS25.321 – Table 9.2.1.7: UE-Id Type field definition

UE-Id Type field 2 bits	UE-Id Type
00	U-RNTI
01	C-RNTI
10	Reserved
11	Reserved

TS25.321 9.2.1.1 MAC header for DTCH and DCCH (not mapped on HS-DSCH or E-DCH)
 c) DTCH or DCCH mapped to RACH/FACH:
 -TCTF field, C/T field, UE-Id type field and UE-Id are included in the MAC header. For FACH, the UE-Id type field is C-RNTI or U-RNTI. For RACH, the UE-Id type field is C-RNTI.

```

CmacConfigPar = &CmacConfig_S_CCCH_PCHxFACH;
CmacConfigPar->ActFlag = MAC_ACTIVE;

CmacConfigPar->NumOfLoch[0] = 1;
CmacConfigPar->LochInfo[0][0].Loch = D_PCCCH;
CmacConfigPar->LochInfo[0][0].LochNo = 0;
CmacConfigPar->LochInfo[0][0].Priority = 0;
CmacConfigPar->LochInfo[0][0].CTLength = 0;
CmacConfigPar->LochInfo[0][0].TCTFLength = 0;
CmacConfigPar->LochInfo[0][0].UEIDType = UEID_NOTUSE;
CmacConfigPar->LochInfo[0][0].UEID = 0;

CmacConfigPar->NumOfLoch[1] = 1;
CmacConfigPar->LochInfo[1][0].Loch = D_CCCH;
CmacConfigPar->LochInfo[1][0].LochNo = 0;
CmacConfigPar->LochInfo[1][0].Priority = 0;
CmacConfigPar->LochInfo[1][0].CTLength = 0;
CmacConfigPar->LochInfo[1][0].TCTFLength = 0;
CmacConfigPar->LochInfo[1][0].UEIDType = UEID_NOTUSE;
CmacConfigPar->LochInfo[1][0].UEID = 0;

CmacConfigPar->NumOfLoch[2] = 1;
CmacConfigPar->LochInfo[2][0].Loch = D_DTCH;
CmacConfigPar->LochInfo[2][0].LochNo = 1;
CmacConfigPar->LochInfo[2][0].Priority = 0;
CmacConfigPar->LochInfo[2][0].CTLength = 0;
CmacConfigPar->LochInfo[2][0].CTValue = 0;
CmacConfigPar->LochInfo[2][0].TCTFLength = 0;
CmacConfigPar->LochInfo[2][0].UEIDType = UEID_C_RNTI;
CmacConfigPar->LochInfo[2][0].UEID = 0;

CricConfigPar = &CricConfig_CCCH;
memset( CricConfigPar, 0, sizeof( CRLC_CONFIG_PAR ) );
CricConfigPar->NumOfPUs = 1;
CricConfigPar->PU_LengthTM = 0;
CricConfigPar->PU_LengthAM = 142; // 152+RLC Seq.No. (8)+Mac TCTF (8)
CricConfigPar->PU_LengthAM = 144;

CricConfigPar = &CricConfig_PCH;
memset( CricConfigPar, 0, sizeof( CRLC_CONFIG_PAR ) );
CricConfigPar->NumOfPUs = 1;
CricConfigPar->PU_LengthTM = 0;
CricConfigPar->PU_LengthAM = 232;
CricConfigPar->PU_LengthAM = 224;

Case a) [MAC SDU]
Case b) [C/T] [MAC SDU]
Case c) [TCTF] [UE-Id] [C/T] [MAC SDU]
Case d) [TCTF] [C/T] [MAC SDU]
Case e) [C/T] [MAC SDU]
    
```

TS34.108 6.10.2.4.1.3 Stand-alone UL: 13.6 DL: 13.6 kbps SRBs for DCCH

- Stand-alone Uplink DPCH-Layer 1
- Stand-alone Uplink DPCH-MAC, RLC
- Stand-alone Downlink DPCH-Layer 1
- Stand-alone Downlink DPCH-MAC, RLC

Stand-alone Uplink DPCH–Layer 1 (TS34.108 6.10.2.4.1.3 Stand-alone UL: 13.6 DL: 13.6 kbps SRBs for DCCH)

DPCH Uplink		Min spreading factor	64			
		Max number of DPDCH data bits/radio frame	600			
		Puncturing Limit	1			
TFCS size		2				
TFCS		SRBs for DCCH = TF0, TF1				

Higher layer	RAB/signalling RB	SRB#1	SRB#2	SRB#3	SRB#4
	User of Radio Bearer	RRC	RRC	NAS_DT High prio	NAS_DT Low prio
RLC	Logical channel type	DCCH	DCCH	DCCH	DCCH
	RLC mode	UM	AM	AM	AM
	Payload sizes, bit	136	128	128	128
	Max data rate, bps	13 600	12 800	12 800	12 800
MAC	AMD/UMD PDU header, bit	8	16	16	16
	MAC header, bit	4	4	4	4
	MAC multiplexing	4 logical channel multiplexing			
Layer 1	TrCH type	DCH			
	TB sizes, bit	148 (alt 0, 148)			
		TF0, bits	0x148 (alt 1x0)		
		TF1, bits	1x148		
	TTI, ms	10			
	Coding type	CC 1/3			
	CRC, bit	16			
	Max number of bits/TTI before rate matching	516			
	Uplink: Max number of bits/radio frame before rate matching	516			

```

CphyRlSetupPar = #CphyRlSetup_U_DPCH_SDCCH;
memset( CphyRlSetupPar, 0, sizeof(CPHY_RL_SETUP_PAR) );
CphyRlSetupPar->Offset = 8704;
CphyRlSetupPar->ScnCode = 0x01000000;
CphyRlSetupPar->SymbolRate = SYM_RATE_60K; /* for DPCH */
CphyRlSetupPar->SlotFormat = SLOT_FORMAT_0; /* for DPCH */
CphyRlSetupPar->ChCode = 0;
CphyRlSetupPar->NumOfDPDCH = 1;
CphyRlSetupPar->Updch[0].ChCode = 16;
CphyRlSetupPar->XkDiversity = DIVERSITY_OFF;

CphyTrchConfigPar = #CphyTrchConfig_U_DPCH_SDCCH;
memset( CphyTrchConfigPar, 0, sizeof(CPHY_TRCH_CONFIG_PAR) );
CphyTrchConfigPar->InterLv2nd = INTERLEAVE_ON;
CphyTrchConfigPar->PunctLimit = 100;
CphyTrchConfigPar->TPCS.NumOfTPC = 2;
CphyTrchConfigPar->TPCS.TPC[0][0] = 0;
CphyTrchConfigPar->TPCS.TPC[1][0] = 1;
CphyTrchConfigPar->NumOfTrch = 1;
CphyTrchConfigPar->TrchInfo[0].Trch = U_DCH;
CphyTrchConfigPar->TrchInfo[0].Trchno = 0;
CphyTrchConfigPar->TrchInfo[0].InterLv1st = INTERLEAVE_ON;
CphyTrchConfigPar->TrchInfo[0].NumOfDynamic = 2;
CphyTrchConfigPar->TrchInfo[0].Dynamic[0].NumOfTB = 2;
CphyTrchConfigPar->TrchInfo[0].Dynamic[0].TBSsize = 148;
CphyTrchConfigPar->TrchInfo[0].Dynamic[1].NumOfTB = 2;
CphyTrchConfigPar->TrchInfo[0].Dynamic[1].TBSsize = 148;
CphyTrchConfigPar->TrchInfo[0].Static.TTI = 1;
CphyTrchConfigPar->TrchInfo[0].Static.CodingRate = CODING_RATE_1_3;
CphyTrchConfigPar->TrchInfo[0].Static.LSC_Size = 16;
CphyTrchConfigPar->TrchInfo[0].Static.RM_Rtr = 160;
    
```


Stand-alone Uplink DPCH–MAC, RLC (TS34.108 6.10.2.4.1.3 Stand-alone UL: 13.6 DL: 13.6 kbps SRBs for DCCH)

Higher layer		RAB/signalling RB	SRB#1	SRB#2	SRB#3	SRB#4
		User of Radio Bearer	RRC	RRC	NAS_DT High prio	NAS_DT Low prio
RLC	Logical channel type	DCCH	DCCH	DCCH	DCCH	
	RLC mode	UM	AM	AM	AM	
	Payload sizes, bit	136	128	128	128	
	Max data rate, bps	13 600	12 800	12 800	12 800	
MAC	AMD/UMD PDU header, bit	8	16	16	16	
	MAC header, bit	4	4	4	4	
	MAC multiplexing	4 logical channel multiplexing				
Layer 1	TrCH type	DCH				
	TB sizes, bit	148 (alt 0, 148)				
		TF0, bits	0x148 (alt 1x0)			
		TF1, bits	1x148			
	TTI, ms	10				
	Coding type	CC 1/3				
	CRC, bit	16				
	Max number of bits/TTI before rate matching	516				
	Uplink: Max number of bits/radio frame before rate matching	516				

```

CrlcConfigPar = #CrlcConfig_DCCH;
memset( CrlcConfigPar, 0, sizeof(CRLC_CONFIG_PAR) );
CrlcConfigPar->NumOfPDU = 2;
CrlcConfigPar->PU_LengthUM = 0;
CrlcConfigPar->PU_LengthAM = 136;
CrlcConfigPar->PU_LengthAM = 128;

CmacConfigPar = #CmacConfig_U_DPCH_SDCCH;
memset( CmacConfigPar, 0, sizeof(CMAC_CONFIG_PAR) );
CmacConfigPar->ActiveFlag = MAC_ACTIVE;
CmacConfigPar->NumOfLoch[0] = 4;
CmacConfigPar->LochInfo[0][0].Loch = U_DCCB;
CmacConfigPar->LochInfo[0][0].LochNo = 0;
CmacConfigPar->LochInfo[0][0].Priority = 0;
CmacConfigPar->LochInfo[0][0].CTLength = 4;
CmacConfigPar->LochInfo[0][0].CTValue = 0;
CmacConfigPar->LochInfo[0][0].CTFLength = 0;
CmacConfigPar->LochInfo[0][0].UBIDType = UEID_NOTUSE;
CmacConfigPar->LochInfo[0][0].UBID = 0;
CmacConfigPar->LochInfo[0][1].Loch = U_DCCB;
CmacConfigPar->LochInfo[0][1].LochNo = 1;
CmacConfigPar->LochInfo[0][1].Priority = 0;
CmacConfigPar->LochInfo[0][1].CTLength = 4;
CmacConfigPar->LochInfo[0][1].CTValue = 1;
CmacConfigPar->LochInfo[0][1].CTFLength = 0;
CmacConfigPar->LochInfo[0][1].UBIDType = UEID_NOTUSE;
CmacConfigPar->LochInfo[0][1].UBID = 0;
CmacConfigPar->LochInfo[0][2].Loch = U_DCCB;
CmacConfigPar->LochInfo[0][2].LochNo = 0;
CmacConfigPar->LochInfo[0][2].Priority = 0;
CmacConfigPar->LochInfo[0][2].CTLength = 4;
CmacConfigPar->LochInfo[0][2].CTValue = 2;
CmacConfigPar->LochInfo[0][2].CTFLength = 0;
CmacConfigPar->LochInfo[0][2].UBIDType = UEID_NOTUSE;
CmacConfigPar->LochInfo[0][2].UBID = 0;
CmacConfigPar->LochInfo[0][3].Loch = U_DCCB;
CmacConfigPar->LochInfo[0][3].LochNo = 1;
CmacConfigPar->LochInfo[0][3].Priority = 0;
CmacConfigPar->LochInfo[0][3].CTLength = 4;
CmacConfigPar->LochInfo[0][3].CTValue = 3;
CmacConfigPar->LochInfo[0][3].CTFLength = 0;
CmacConfigPar->LochInfo[0][3].UBIDType = UEID_NOTUSE;
CmacConfigPar->LochInfo[0][3].UBID = 0;
    
```



TS25.321 – Table 9.2.1.5a: Structure of the C/T field

C/T field	Designation
0000	Logical channel 1
0001	Logical channel 2
...	...
1110	Logical channel 15
1111	Reserved

TS25.321 9.2.1.1 MAC header for DTCH and DCCH (not mapped on HS-DSCH or E-DCH)
 b) DTCH or DCCH mapped to DCH, with multiplexing of dedicated channels on MAC:
 –C/T field is included in MAC header.

Stand-alone Downlink DPCH–Layer 1 (TS34.108 6.10.2.4.1.3 Stand-alone UL: 13.6 DL: 13.6 kbps SRBs for DCCH)

DPCH Downlink		DTX position	Fixed
Spreading factor			128
DPCCCH	Number of TFCI bits/slot		0
	Number of TPC bits/slot		2
	Number of Pilot bits/slot		4
DPDCH	Number of data bits/slot		34
	Number of data bits/frame		510

TFCS size	2
TFCS	SRBs for DCCH = TF0, TF1

Higher layer	RAB/signalling RB	SRB#1	SRB#2	SRB#3	SRB#4	
	User of Radio Bearer	RRC	RRC	NAS_DT High prio	NAS_DT Low prio	
RLC	Logical channel type	DCCH	DCCH	DCCH	DCCH	
	RLC mode	UM	AM	AM	AM	
	Payload sizes, bit	136	128	128	128	
	Max data rate, bps	13 600	12 800	12 800	12 800	
	AMDU/MD PDU header, bit	8	16	16	16	
MAC	MAC header, bit	4	4	4	4	
	MAC multiplexing	4 logical channel multiplexing				
Layer 1	TrCH type	DCH				
	TB sizes, bit	148 (alt 0, 148) (note)				
	TFS	TF0, bits	0x148 (alt 1x0) (note)			
		TF1, bits	1x148			
	TTI, ms	10				
	Coding type	CC 1/3				
	CRC, bit	16				
	Max number of bits/TTI before rate matching	516				

NOTE: alternative parameters enable the measurement "transport channel BLER" in the UE.

```

CphyR1SetupPar = &CphyR1Setup_D_DPCH_SDCCCH;
memset( CphyR1SetupPar, 0, sizeof(CPHY_R1_SETUP_PAR) );

CphyR1SetupPar->Offset = 7680;
CphyR1SetupPar->ScrCode = 0x00000090;

CphyR1SetupPar->SlotFormat = SLOT_FORMAT_B;
CphyR1SetupPar->SymbolRate = SYM_RATE_30K;

CphyR1SetupPar->ChCode = 30;
CphyR1SetupPar->NumOfDPDCH = 1;
CphyR1SetupPar->BpDch[0].Power = POWER_STEP_0LDB(-160);
CphyR1SetupPar->BpDch[0].ChCode = 30;
CphyR1SetupPar->Diversity = DIVERSITY_OFF;
CphyR1SetupPar->MaxDLPower = -10;
CphyR1SetupPar->MinDLPower = -89;

CphyTrchConfigPar = &CphyTrchConfig_D_DPCH_SDCCCH;
memset( CphyTrchConfigPar, 0, sizeof(CPHY_TRCH_CONFIG_PAR) );

CphyTrchConfigPar->DTXPosition = DTX_FIXED_POSITION;
CphyTrchConfigPar->InterLvl2nd = INTERLEAVE_ON;
CphyTrchConfigPar->NumOfTrch = 1;

CphyTrchConfigPar->FCS.NumOfFPC = 2;
CphyTrchConfigPar->FCS.FFC[0][0] = 0;
CphyTrchConfigPar->FCS.FFC[1][0] = 1;

CphyTrchConfigPar->TrchInfo[0].Trch = D_DCH;
CphyTrchConfigPar->TrchInfo[0].InterLvl1st = INTERLEAVE_ON;

CphyTrchConfigPar->TrchInfo[0].NumOfDynamic = 2;
CphyTrchConfigPar->TrchInfo[0].Dynamic[0].NumOfTB = 0;
CphyTrchConfigPar->TrchInfo[0].Dynamic[0].TBSIsize = 148;
CphyTrchConfigPar->TrchInfo[0].Dynamic[1].NumOfTB = 1;
CphyTrchConfigPar->TrchInfo[0].Dynamic[1].TBSIsize = 148;

CphyTrchConfigPar->TrchInfo[0].Static.TTI = 1;
CphyTrchConfigPar->TrchInfo[0].Static.BPType = CODING_CONV;
CphyTrchConfigPar->TrchInfo[0].Static.CodingRate = CODING_RATE_1_3;
CphyTrchConfigPar->TrchInfo[0].Static.CRCSize = 16;
CphyTrchConfigPar->TrchInfo[0].Static.RMAttr = 160;
    
```

Stand-alone Downlink DPCH–MAC, RLC (TS34.108 6.10.2.4.1.3 Stand-alone UL: 13.6 DL: 13.6 kbps SRBs for DCCH)

Higher layer	RAB/signalling RB	SRB#1	SRB#2	SRB#3	SRB#4	
	User of Radio Bearer	RRC	RRC	NAS_DT High prio	NAS_DT Low prio	
RLC	Logical channel type	DCCH	DCCH	BGCH	DCCH	
	RLC mode	UM	AM	AM	AM	
	Payload sizes, bit	136	128	128	128	
	Max data rate, bps	13 600	12 800	12 800	12 800	
	AMDU/MD PDU header, bit	8	16	16	16	
MAC	MAC header, bit	4	4	4	4	
	MAC multiplexing	4 logical channel multiplexing				
Layer 1	TrCH type	DCH				
	TB sizes, bit	148 (alt 0, 148) (note)				
	TFS	TF0, bits	0x148 (alt 1x0) (note)			
		TF1, bits	1x148			
	TTI, ms	10				
	Coding type	CC 1/3				
CRC, bit	16					
Max number of bits/TTI before rate matching	516					

NOTE: alternative parameters enable the measurement "transport channel BLER" in the UE.

```

CrlcConfigPar = &CrlcConfig_DCCCH;
memset( CrlcConfigPar, 0, sizeof(CRLC_CONFIG_PAR) );
CrlcConfigPar->NumOfPDS = 1;

CrlcConfigPar->PU_LengthTM = 0;
CrlcConfigPar->PU_LengthUM = 136;
CrlcConfigPar->PU_LengthAM = 128;


CmacConfigPar = &CmacConfig_D_DPCH_SDCCCH;
memset( CmacConfigPar, 0, sizeof(CMAC_CONFIG_PAR) );
CmacConfigPar->ActFlg = MAC_ACTIVE;

CmacConfigPar->NumOfLoch[0] = 4;
CmacConfigPar->LochInfo[0][0].Loch = D_DCH;
CmacConfigPar->LochInfo[0][0].LochNo = 0;
CmacConfigPar->LochInfo[0][0].Priority = 0;
CmacConfigPar->LochInfo[0][0].CCLength = 4;
CmacConfigPar->LochInfo[0][0].CValue = 0;
CmacConfigPar->LochInfo[0][0].UCFLength = 0;
CmacConfigPar->LochInfo[0][0].UCFLType = UEID_NOTUSE;
CmacConfigPar->LochInfo[0][0].UEID = 0;

CmacConfigPar->LochInfo[0][1].Loch = D_DCH;
CmacConfigPar->LochInfo[0][1].LochNo = 1;
CmacConfigPar->LochInfo[0][1].Priority = 0;
CmacConfigPar->LochInfo[0][1].CCLength = 4;
CmacConfigPar->LochInfo[0][1].CValue = 1;
CmacConfigPar->LochInfo[0][1].UCFLength = 0;
CmacConfigPar->LochInfo[0][1].UCFLType = UEID_NOTUSE;
CmacConfigPar->LochInfo[0][1].UEID = 0;

CmacConfigPar->LochInfo[0][2].Loch = D_DCH;
CmacConfigPar->LochInfo[0][2].LochNo = 2;
CmacConfigPar->LochInfo[0][2].Priority = 0;
CmacConfigPar->LochInfo[0][2].CCLength = 4;
CmacConfigPar->LochInfo[0][2].CValue = 2;
CmacConfigPar->LochInfo[0][2].UCFLength = 0;
CmacConfigPar->LochInfo[0][2].UCFLType = UEID_NOTUSE;
CmacConfigPar->LochInfo[0][2].UEID = 0;

CmacConfigPar->LochInfo[0][3].Loch = D_DCH;
CmacConfigPar->LochInfo[0][3].LochNo = 3;
CmacConfigPar->LochInfo[0][3].Priority = 0;
CmacConfigPar->LochInfo[0][3].CCLength = 4;
CmacConfigPar->LochInfo[0][3].CValue = 3;
CmacConfigPar->LochInfo[0][3].UCFLength = 0;
CmacConfigPar->LochInfo[0][3].UCFLType = UEID_NOTUSE;
CmacConfigPar->LochInfo[0][3].UEID = 0;
    
```



TS25.321 – Table 9.2.1.5a: Structure of the C/T field

C/T field	Designation
0000	Logical channel 1
0001	Logical channel 2
...	...
1110	Logical channel 15
1111	Reserved

- TS25.321 9.2.1.1 MAC header for DTCH and DCCH (not mapped on HS-DSCH or E-DCH)
- b) DTCH or DCCH mapped to DCH, with multiplexing of dedicated channels on MAC:
 - C/T field is included in MAC header.

TS34.108 6.10.2.4.1.32 Interactive or background/UL: 64 DL: 384 kbps/PS RAB + UL: 3.4 DL: 3.4 kbps SRBs for DCCH

Uplink DPCH–Layer1
 Uplink DPCH–MAC, RLC
 Downlink DPCH–Layer1
 Downlink DPCH–MAC, RLC

Uplink DPCH–Layer 1 (TS34.108 6.10.2.4.1.32 Interactive or background/UL: 64 DL: 384 kbps/PS RAB + UL: 3.4 DL: 3.4 kbps SRBs for DCCH)

DPCH Uplink		Min spreading factor	16
		Max number of DPCH data bits/radio frame	2 400
		Puncturing Limit	0.96
TFCS size			10
TFCS		(64 kbps RAB, DCCH)= (TF0, TF0), (TF1, TF0), (TF2, TF0), (TF3, TF0), (TF4, TF0), (TF0, TF1), (TF1, TF1), (TF2, TF1), (TF3, TF1), (TF4, TF1)	
Higher layer	RAB/Signalling RB		RAB
RLC	Logical channel type		DTCH
	RLC mode		AM
	Payload sizes, bit		320
	Max data rate, bps		64 000
	AMD PDU header, bit		16
MAC	MAC header, bit		0
	MAC multiplexing		N/A
Layer 1	TFCH type		DCCH
	TF sizes, bit		336
	TF0, bits		0x336
	TF1, bits		1x336
	TF2, bits		2x336
	TF3, bits		3x336
	TF4, bits		4x336
	TTI, ms		20
	Coding type		TC
	CRC, bit		16
	Max number of bits/TTI after channel coding		4 236
	Uplink: Max number of bits/radio frame before rate matching		2 118
	RM attribute		130 to 170

```

CphyR1SetupPar = #CphyR1Setup_U_DPCH_P64K;
memset(CphyR1SetupPar, 0, sizeof(CPHY_R1_SETUP_PAR));
CphyR1SetupPar->GfSet = 8704;
CphyR1SetupPar->SpcCode = 0x01000000;
CphyR1SetupPar->SymbolRate = SYM_RATE240K; /* for DPCH */
CphyR1SetupPar->SlotFormat = SLOT_FORMAT_0; /* for DPCH */
CphyR1SetupPar->ChCode = 0; /* TS25.213 4.3.1.2.1 Always 0 */
CphyR1SetupPar->NumOfDPCH = 1;
CphyR1SetupPar->OpSch0.ChCode = 4; /* TS25.213 4.3.1.2.1 sp=16/4 */
CphyR1SetupPar->TxDiversity = DIVERSITY_OFF;

CphyTrchConfigPar = #CphyTrchConfig_U_DPCH_P64K;
memset(CphyTrchConfigPar, 0, sizeof(CPHY_TRCH_CONFIG_PAR));
CphyTrchConfigPar->PunctLimit = 96;
CphyTrchConfigPar->TFCS_NumOfTFCS = 10;
CphyTrchConfigPar->TFCS_TFC[0][0] = 0;
CphyTrchConfigPar->TFCS_TFC[0][1] = 0;
CphyTrchConfigPar->TFCS_TFC[1][0] = 0;
CphyTrchConfigPar->TFCS_TFC[1][1] = 0;
CphyTrchConfigPar->TFCS_TFC[2][0] = 0;
CphyTrchConfigPar->TFCS_TFC[2][1] = 0;
CphyTrchConfigPar->TFCS_TFC[3][0] = 0;
CphyTrchConfigPar->TFCS_TFC[3][1] = 0;
CphyTrchConfigPar->TFCS_TFC[4][0] = 0;
CphyTrchConfigPar->TFCS_TFC[4][1] = 0;
CphyTrchConfigPar->TFCS_TFC[5][0] = 1;
CphyTrchConfigPar->TFCS_TFC[5][1] = 1;
CphyTrchConfigPar->TFCS_TFC[6][0] = 1;
CphyTrchConfigPar->TFCS_TFC[6][1] = 1;
CphyTrchConfigPar->TFCS_TFC[7][0] = 1;
CphyTrchConfigPar->TFCS_TFC[7][1] = 1;
CphyTrchConfigPar->TFCS_TFC[8][0] = 1;
CphyTrchConfigPar->TFCS_TFC[8][1] = 1;
CphyTrchConfigPar->TFCS_TFC[9][0] = 1;
CphyTrchConfigPar->TFCS_TFC[9][1] = 1;


CphyTrchConfigPar->NumOfTrch = 2;
CphyTrchConfigPar->TrchInfo[0].TrchNo = 0;
CphyTrchConfigPar->TrchInfo[0].TrchMg = 0;
CphyTrchConfigPar->TrchInfo[0].InterLvlst = INTERLEAVE_ON;
CphyTrchConfigPar->TrchInfo[0].NumOfDynamic = 5;
CphyTrchConfigPar->TrchInfo[0].Dynamic[0].NumOfTB = 0;
CphyTrchConfigPar->TrchInfo[0].Dynamic[0].TBSsize = 336;
CphyTrchConfigPar->TrchInfo[0].Dynamic[1].NumOfTB = 1;
CphyTrchConfigPar->TrchInfo[0].Dynamic[1].TBSsize = 336;
CphyTrchConfigPar->TrchInfo[0].Dynamic[2].NumOfTB = 2;
CphyTrchConfigPar->TrchInfo[0].Dynamic[2].TBSsize = 336;
CphyTrchConfigPar->TrchInfo[0].Dynamic[3].NumOfTB = 3;
CphyTrchConfigPar->TrchInfo[0].Dynamic[3].TBSsize = 336;
CphyTrchConfigPar->TrchInfo[0].Dynamic[4].NumOfTB = 4;
CphyTrchConfigPar->TrchInfo[0].Dynamic[4].TBSsize = 336;
CphyTrchConfigPar->TrchInfo[0].Static.TTI = 2;
CphyTrchConfigPar->TrchInfo[0].Static.RFType = CODING_TURBO_1;
CphyTrchConfigPar->TrchInfo[0].Static.CodingRate = CODINGRATE1_1;
CphyTrchConfigPar->TrchInfo[0].Static.CRC_Size = 16;
CphyTrchConfigPar->TrchInfo[0].Static.RM_Attr = 144;

CphyTrchConfigPar->TrchInfo[1].TrchNo = 0;
CphyTrchConfigPar->TrchInfo[1].TrchMg = 1;
CphyTrchConfigPar->TrchInfo[1].InterLvlst = INTERLEAVE_ON;
CphyTrchConfigPar->TrchInfo[1].NumOfDynamic = 2;
CphyTrchConfigPar->TrchInfo[1].Dynamic[0].NumOfTB = 0;
CphyTrchConfigPar->TrchInfo[1].Dynamic[0].TBSsize = 148;
CphyTrchConfigPar->TrchInfo[1].Dynamic[1].NumOfTB = 1;
CphyTrchConfigPar->TrchInfo[1].Dynamic[1].TBSsize = 148;
CphyTrchConfigPar->TrchInfo[1].Static.TTI = 4;
CphyTrchConfigPar->TrchInfo[1].Static.RFType = CODING_CONV;
CphyTrchConfigPar->TrchInfo[1].Static.CodingRate = CODINGRATE1_3;
CphyTrchConfigPar->TrchInfo[1].Static.CRC_Size = 16;
CphyTrchConfigPar->TrchInfo[1].Static.RM_Attr = 160;
    
```

DCCH#1 is the same as stand-alone configuration for DCCH except TTI.

Uplink DPCH-MAC, RLC (TS34.108 6.10.2.4.1.32 Interactive or background/UL: 64 DL: 384 kbps/PS RAB + UL: 3.4 DL: 3.4 kbps SRBs for DCCH)

Higher layer	RAB/Signaling RB	RAB	
RLC	Logical channel type	DTCH	
	RLC mode	AM	
	Payload sizes, bit	320	
	Max data rate, bps	64 000	
MAC	AMD PDU header, bit	16	
	MAC header, bit	0	
Layer 1	MAC multiplexing	N/A	
	TrCH type	DCH	
	TB sizes, bit	TFS	336
		TF0, bits	0x336
		TF1, bits	1x336
		TF2, bits	2x336
	TF3, bits	3x336	
		TF4, bits	4x336
	TTI, ms	20	
	Coding type	TC	
	CRC, bit	16	
	Max number of bits/TTI after channel coding	4 236	
	Uplink: Max number of bits/radio frame before rate matching	2 118	
	RM attribute	130 to 170	



TS25.321 9.2.1.1 MAC header for DTCH and DCCH (not mapped on HS-DSCH or E-DCH)

- a) DTCH or DCCH mapped to DCH, no multiplexing of dedicated channels on MAC:
 - no MAC header required

```

Cr1cConfigPar = &Packet_Cr1cConfig_DTCH;
memset ( Cr1cConfigPar, 0, sizeof (Cr1cConfig_PAR) );
Cr1cConfigPar->NumOfPbch = 1;
Cr1cConfigPar->PU_LengthUM = 244;
Cr1cConfigPar->PU_LengthAM = 328;
Cr1cConfigPar->PU_LengthAM = 320;

CmacConfigPar = &CmacConfig_U_DCH_R64R;
memset ( CmacConfigPar, 0, sizeof (CmacConfig_PAR) );
CmacConfigPar->MacFlag = MAC_ACTIVE;

CmacConfigPar->NumOfLech[0] = 1;
CmacConfigPar->LechInfo[0][0].Lech = U_DCH;
CmacConfigPar->LechInfo[0][0].LechNo = 0;
CmacConfigPar->LechInfo[0][0].Priority = 0;
CmacConfigPar->LechInfo[0][0].CTLength = 0;
CmacConfigPar->LechInfo[0][0].CTValue = 0;
CmacConfigPar->LechInfo[0][0].TCFLength = 0;
CmacConfigPar->LechInfo[0][0].UEIDType = UEID_NOTUSE;
CmacConfigPar->LechInfo[0][0].UEID = 0;

CmacConfigPar->NumOfLech[1] = 4;
CmacConfigPar->LechInfo[1][0].Lech = U_DCH;
CmacConfigPar->LechInfo[1][0].LechNo = 0;
CmacConfigPar->LechInfo[1][0].Priority = 4;
CmacConfigPar->LechInfo[1][0].CTLength = 4;
CmacConfigPar->LechInfo[1][0].CTValue = 1;
CmacConfigPar->LechInfo[1][0].TCFLength = 0;
CmacConfigPar->LechInfo[1][0].UEIDType = UEID_NOTUSE;
CmacConfigPar->LechInfo[1][0].UEID = 0;

CmacConfigPar->LechInfo[1][1].Lech = U_DCH;
CmacConfigPar->LechInfo[1][1].LechNo = 1;
CmacConfigPar->LechInfo[1][1].Priority = 0;
CmacConfigPar->LechInfo[1][1].CTLength = 4;
CmacConfigPar->LechInfo[1][1].CTValue = 1;
CmacConfigPar->LechInfo[1][1].TCFLength = 0;
CmacConfigPar->LechInfo[1][1].UEIDType = UEID_NOTUSE;
CmacConfigPar->LechInfo[1][1].UEID = 0;

CmacConfigPar->LechInfo[1][2].Lech = U_DCH;
CmacConfigPar->LechInfo[1][2].LechNo = 2;
CmacConfigPar->LechInfo[1][2].Priority = 0;
CmacConfigPar->LechInfo[1][2].CTLength = 4;
CmacConfigPar->LechInfo[1][2].CTValue = 1;
CmacConfigPar->LechInfo[1][2].TCFLength = 0;
CmacConfigPar->LechInfo[1][2].UEIDType = UEID_NOTUSE;
CmacConfigPar->LechInfo[1][2].UEID = 0;

CmacConfigPar->LechInfo[1][3].Lech = U_DCH;
CmacConfigPar->LechInfo[1][3].LechNo = 3;
CmacConfigPar->LechInfo[1][3].Priority = 0;
CmacConfigPar->LechInfo[1][3].CTLength = 4;
CmacConfigPar->LechInfo[1][3].CTValue = 1;
CmacConfigPar->LechInfo[1][3].TCFLength = 0;
CmacConfigPar->LechInfo[1][3].UEIDType = UEID_NOTUSE;
CmacConfigPar->LechInfo[1][3].UEID = 0;
    
```

Discover What's Possible™
MD8480C-E-E-3

Slide 17



Downlink DPCH-Layer 1 (TS34.108 6.10.2.4.1.32 Interactive or background/UL: 64 DL: 384 kbps/PS RAB + UL: 3.4 DL: 3.4 kbps SRBs for DCCH)

DPCH Downlink	DTX position	Flexible	
	Spreading factor	8	
	Number of DPDCH	1	
	DPDCH	Number of TFC bits/slot Number of TPC bits/slot Number of Pilot bits/slot	8 8 16
	DPDCH	Number of data bits/slot Number of data bits/frame	608 9 120
TFCS size	12 (alt.18)		
TFCS	(384 kbps RAB, DCCH)* (TF0, TF0), (TF1, TF0), (TF2, TF0), (TF3, TF0), (TF4, TF0), (TF5, TF0) (TF0, TF1), (TF1, TF1), (TF2, TF1), (TF3, TF1), (TF4, TF1), (TF5, TF1) (alt. (TF0, TF0), (TF1, TF0), (TF2, TF0), (TF3, TF0), (TF4, TF0), (TF5, TF0), (TF7, TF0), (TF8, TF0), (TF0, TF1), (TF1, TF1), (TF2, TF1), (TF3, TF1), (TF4, TF1), (TF5, TF1), (TF6, TF1), (TF7, TF1), (TF8, TF1))		
Higher layer	RAB/Signaling RB	RAB	
RLC	Logical channel type	DTCH	
	RLC mode	AM	
	Payload sizes, bit	320	
	Max data rate, bps	384 000	
MAC	AMD PDU header, bit	16	
	MAC header, bit	0	
Layer 1	MAC multiplexing	N/A	
	TrCH type	DCH	
	TB sizes, bit	TFS	336
		TF0, bits	0x336
		TF1, bits	1x336
		TF2, bits	2x336
		TF3, bits	4x336
		TF4, bits	8x336
		TF5, bits	12x336
		TF6, bits	N/A (alt. 16x336)
	TF7, bits	N/A (alt. 20x336)	
	TF8, bits	N/A (alt. 24x336)	
	TTI, ms	10 (alt. 20)	
	Coding type	TC	
CRC, bit	16		
Max number of bits/TTI after channel coding	12 684 (alt. 25 368)		
RM attribute	110 to 150		

DTCH#1 is the same as stand-alone configuration for DCCH except TTI.

```

Cphy1SetupPar = &Cphy1SetupPar_0;
memset ( Cphy1SetupPar, 0, sizeof (CPHY1_SETUP_PAR) );
Cphy1SetupPar->Sf = 8;
Cphy1SetupPar->SfCode = SF_CODE_8;
Cphy1SetupPar->SfRate = SF_RATE_8;
Cphy1SetupPar->SfFormat = SF_FORMAT_1;
Cphy1SetupPar->SfPower = 1;
Cphy1SetupPar->SfChCode = 1;
Cphy1SetupPar->SfPower = POWER_STEP_0dBm_160; /* Power = -16.0dB */
Cphy1SetupPar->SfPower = POWER_STEP_0dBm_160; /* Power = -16.0dB */
Cphy1SetupPar->SfPower = -99;
Cphy1SetupPar->SfPower = -99;

CphyTchConfigPar = &CphyTchConfig_D_DPCH_R64R;
memset ( CphyTchConfigPar, 0, sizeof (CPHY_TCH_CONFIG_PAR) );
CphyTchConfigPar->DtxPosition = DTX_FLEXIBLE_POSITION;
CphyTchConfigPar->InterLeaving = INTERLEAVE_ON;

CphyTchConfigPar->NumOfTfcs = 12;
CphyTchConfigPar->TfcsInfo[0][0].NumOfDynamic = 0;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[0].NumOfTfcs = 0;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[0].Tfcs = 0;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[1].NumOfTfcs = 1;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[1].Tfcs = 0;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[2].NumOfTfcs = 2;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[2].Tfcs = 0;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[3].NumOfTfcs = 3;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[3].Tfcs = 0;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[4].NumOfTfcs = 4;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[4].Tfcs = 0;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[5].NumOfTfcs = 5;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[5].Tfcs = 0;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[6].NumOfTfcs = 6;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[6].Tfcs = 0;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[7].NumOfTfcs = 7;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[7].Tfcs = 0;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[8].NumOfTfcs = 8;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[8].Tfcs = 0;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[9].NumOfTfcs = 9;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[9].Tfcs = 0;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[10].NumOfTfcs = 10;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[10].Tfcs = 0;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[11].NumOfTfcs = 11;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[11].Tfcs = 0;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[12].NumOfTfcs = 12;
CphyTchConfigPar->TfcsInfo[0][0].Dynamic[12].Tfcs = 0;

CphyTchConfigPar->TfcsInfo[0].Static.TTI = 1;
CphyTchConfigPar->TfcsInfo[0].Static.RFType = CODING_TURBO;
CphyTchConfigPar->TfcsInfo[0].Static.CodingRate = CODING_RATE_1_3;
CphyTchConfigPar->TfcsInfo[0].Static.CRC_Size = 16;
CphyTchConfigPar->TfcsInfo[0].Static.RM_Attr = 110;

CphyTchConfigPar->TfcsInfo[1].Tfcs = U_DCH;
CphyTchConfigPar->TfcsInfo[1].InterLeaving = INTERLEAVE_ON;

CphyTchConfigPar->TfcsInfo[1].NumOfDynamic = 2;
CphyTchConfigPar->TfcsInfo[1].Dynamic[0].NumOfTfcs = 2;
CphyTchConfigPar->TfcsInfo[1].Dynamic[0].Tfcs = 148;
CphyTchConfigPar->TfcsInfo[1].Dynamic[1].NumOfTfcs = 148;
CphyTchConfigPar->TfcsInfo[1].Dynamic[1].Tfcs = 148;
CphyTchConfigPar->TfcsInfo[1].Static.TTI = 1;
CphyTchConfigPar->TfcsInfo[1].Static.RFType = CODING_TURBO;
CphyTchConfigPar->TfcsInfo[1].Static.CodingRate = CODING_RATE_1_3;
CphyTchConfigPar->TfcsInfo[1].Static.CRC_Size = 16;
CphyTchConfigPar->TfcsInfo[1].Static.RM_Attr = 148;
    
```

Discover What's Possible™
MD8480C-E-E-3

Slide 18



Downlink DPCH-MAC, RLC (TS34.108 6.10.2.4.1.32 Interactive or background/UL: 64 DL: 384 kbps/PS RAB + UL: 3.4 DL: 3.4 kbps SRBs for DCCH)

Higher layer	RAB/Signalling RB	RAB	
RLC	Logical channel type	DTCH	
	RLC mode	AM	
	Payload sizes, bit	320	
MAC	MAC header, bit	16	
	MAC multiplexing	N/A	
	TrCH type	DCH	
Layer 1	TB sizes, bit	336	
	TFS	TF0, bits	0x336
		TF1, bits	1x336
		TF2, bits	2x336
		TF3, bits	4x336
		TF4, bits	8x336
		TF5, bits	12x336
		TF6, bits	N/A (alt. 16x336)
		TF7, bits	N/A (alt. 20x336)
	TF8, bits	N/A (alt. 24x336)	
	TTI, ms	10 (alt. 20)	
	Coding type	TC	
CRC, bit	16		
Max number of bits/TTI after channel coding	12 684 (alt. 25 368)		
RM attribute	110 to 150		

```

CrcConfigPar = &Packet_CrcConfig_DTCH;
memset( CrcConfigPar, 0, sizeof( CRC_CONFIG_PAR ) );
CrcConfigPar->NumOfPds = 1;
CrcConfigPar->PU_LengthTM = 244;
CrcConfigPar->PU_LengthUM = 328;
CrcConfigPar->PU_LengthAM = 320;
    
```

```

CmacConfigPar = &CmacConfig_D_DPCH_P384k;
memset( CmacConfigPar, 0, sizeof( CMAC_CONFIG_PAR ) );
CmacConfigPar->ActFlag = MAC_ACTIVE;
    
```

```

CmacConfigPar->NumOfLoch[0] = 1;
CmacConfigPar->LochInfo[0][0].LochNo = D_DTCH;
CmacConfigPar->LochInfo[0][0].Priority = 0;
CmacConfigPar->LochInfo[0][0].CTLength = 0;
CmacConfigPar->LochInfo[0][0].CTValue = 0;
CmacConfigPar->LochInfo[0][0].TCTLength = 0;
CmacConfigPar->LochInfo[0][0].UEIDType = UEID_NOTUSE;
CmacConfigPar->LochInfo[0][0].UEID = 0;
    
```

```

CmacConfigPar->NumOfLoch[1] = 4;
CmacConfigPar->LochInfo[1][0].LochNo = D_DCCH;
CmacConfigPar->LochInfo[1][0].LochNo = 0;
CmacConfigPar->LochInfo[1][0].Priority = 0;
CmacConfigPar->LochInfo[1][0].CTLength = 4;
CmacConfigPar->LochInfo[1][0].CTValue = 0;
CmacConfigPar->LochInfo[1][0].TCTLength = 0;
CmacConfigPar->LochInfo[1][0].UEIDType = UEID_NOTUSE;
CmacConfigPar->LochInfo[1][0].UEID = 0;
    
```

```


CmacConfigPar->LochInfo[1][1].LochNo = D_DCCH;
CmacConfigPar->LochInfo[1][1].LochNo = 1;
CmacConfigPar->LochInfo[1][1].Priority = 0;
CmacConfigPar->LochInfo[1][1].CTLength = 4;
CmacConfigPar->LochInfo[1][1].CTValue = 1;
CmacConfigPar->LochInfo[1][1].TCTLength = 0;
CmacConfigPar->LochInfo[1][1].UEIDType = UEID_NOTUSE;
CmacConfigPar->LochInfo[1][1].UEID = 0;
    
```

```

CmacConfigPar->LochInfo[1][2].LochNo = D_DCCH;
CmacConfigPar->LochInfo[1][2].LochNo = 2;
CmacConfigPar->LochInfo[1][2].Priority = 0;
CmacConfigPar->LochInfo[1][2].CTLength = 4;
CmacConfigPar->LochInfo[1][2].CTValue = 2;
CmacConfigPar->LochInfo[1][2].TCTLength = 0;
CmacConfigPar->LochInfo[1][2].UEIDType = UEID_NOTUSE;
CmacConfigPar->LochInfo[1][2].UEID = 0;
    
```

```

CmacConfigPar->LochInfo[1][3].LochNo = D_DCCH;
CmacConfigPar->LochInfo[1][3].LochNo = 3;
CmacConfigPar->LochInfo[1][3].Priority = 0;
CmacConfigPar->LochInfo[1][3].CTLength = 4;
CmacConfigPar->LochInfo[1][3].CTValue = 3;
CmacConfigPar->LochInfo[1][3].TCTLength = 0;
CmacConfigPar->LochInfo[1][3].UEIDType = UEID_NOTUSE;
CmacConfigPar->LochInfo[1][3].UEID = 0;
    
```



TS25.321 9.2.1.1 MAC header for DTCH and DCCH (not mapped on HS-DSCH or E-DCH)

a) DTCH or DCCH mapped to DCH, no multiplexing of dedicated channels on MAC:

-no MAC header required

Anritsu Corporation

5-1-1 Onna, Atsugi-shi, Kanagawa, 243-8555 Japan
Phone: +81-46-223-1111
Fax: +81-46-296-1264

• U.S.A.

Anritsu Company

1155 East Collins Blvd., Suite 100, Richardson,
TX 75081, U.S.A.
Toll Free: 1-800-267-4878
Phone: +1-972-644-1777
Fax: +1-972-671-1877

• Canada

Anritsu Electronics Ltd.

700 Silver Seven Road, Suite 120, Kanata,
Ontario K2V 1C3, Canada
Phone: +1-613-591-2003
Fax: +1-613-591-1006

• Brazil

Anritsu Eletrônica Ltda.

Praca Amadeu Amaral, 27 - 1 Andar
01327-010-Paraiso-São Paulo-Brazil
Phone: +55-11-3283-2511
Fax: +55-11-3288-6940

• Mexico

Anritsu Company, S.A. de C.V.

Av. Ejército Nacional No. 579 Piso 9, Col. Granada
11520 México, D.F., México
Phone: +52-55-1101-2370
Fax: +52-55-5254-3147

• U.K.

Anritsu EMEA Ltd.

200 Capability Green, Luton, Bedfordshire, LU1 3LU, U.K.
Phone: +44-1582-433200
Fax: +44-1582-731303

• France

Anritsu S.A.

16/18 avenue du Québec-SILIC 720
91961 COURTABOEUF CEDEX, France
Phone: +33-1-60-92-15-50
Fax: +33-1-64-46-10-65

• Germany

Anritsu GmbH

Nemetschek Haus, Konrad-Zuse-Platz 1
81829 München, Germany
Phone: +49-89-442308-0
Fax: +49-89-442308-55

• Italy

Anritsu S.p.A.

Via Elio Vittorini 129, 00144 Roma, Italy
Phone: +39-6-509-9711
Fax: +39-6-502-2425

• Sweden

Anritsu AB

Borgafjordsgatan 13, 164 40 KISTA, Sweden
Phone: +46-8-534-707-00
Fax: +46-8-534-707-30

• Finland

Anritsu AB

Teknobulevardi 3-5, FI-01530 VANTAA, Finland
Phone: +358-20-741-8100
Fax: +358-20-741-8111

• Denmark

Anritsu A/S

Kirkebjerg Allé 90, DK-2605 Brøndby, Denmark
Phone: +45-72112200
Fax: +45-72112210

• Spain

Anritsu EMEA Ltd.

Oficina de Representación en España
Edificio Veganova
Avda de la Vega, n° 1 (edf 8, pl 1, of 8)
28108 ALCOBENDAS - Madrid, Spain
Phone: +34-914905761
Fax: +34-914905762

• United Arab Emirates

Anritsu EMEA Ltd.

Dubai Liaison Office

P O Box 500413 - Dubai Internet City
Al Thuraya Building, Tower 1, Suit 701, 7th Floor
Dubai, United Arab Emirates
Phone: +971-4-3670352
Fax: +971-4-3688460

• Singapore

Anritsu Pte. Ltd.

60 Alexandra Terrace, #02-08, The Comtech (Lobby A)
Singapore 118502
Phone: +65-6282-2400
Fax: +65-6282-2533

• India

Anritsu Pte. Ltd.

India Branch Office

Unit No. S-3, Second Floor, Esteem Red Cross Bhavan,
No. 26, Race Course Road, Bangalore 560 001, India
Phone: +91-80-32944707
Fax: +91-80-22356648

• P.R. China (Hong Kong)

Anritsu Company Ltd.

Units 4 & 5, 28th Floor, Greenfield Tower, Concordia Plaza,
No. 1 Science Museum Road, Tsim Sha Tsui East,
Kowloon, Hong Kong
Phone: +852-2301-4980
Fax: +852-2301-3545

• P.R. China (Beijing)

Anritsu Company Ltd.

Beijing Representative Office

Room 1515, Beijing Fortune Building,
No. 5, Dong-San-Huan Bei Road,
Chao-Yang District, Beijing 10004, P.R. China
Phone: +86-10-6590-9230
Fax: +86-10-6590-9235

• Korea

Anritsu Corporation, Ltd.

8F Hyunjuk Building, 832-41, Yeoksam Dong,
Kangnam-ku, Seoul, 135-080, Korea
Phone: +82-2-553-6603
Fax: +82-2-553-6604

• Australia

Anritsu Pty. Ltd.

Unit 21/270 Ferntree Gully Road, Notting Hill,
Victoria 3168, Australia
Phone: +61-3-9558-8177
Fax: +61-3-9558-8255

• Taiwan

Anritsu Company Inc.

7F, No. 316, Sec. 1, Neihu Rd., Taipei 114, Taiwan
Phone: +886-2-8751-1816
Fax: +886-2-8751-1817

Please Contact: